UNCLASSIFIED AD NUMBER ADB096831 LIMITATION CHANGES TO: Approved for public release; distribution is unlimited. FROM: Distribution authorized to U.S. Gov't. agencies and their contractors; Critical Technology; SEP 1985. Other requests shall be referred to Air Force Electronic Systems Command, ESD-TCF-3, Hanscom AFB, MA 01730-5000. This document contains export-controlled technical data. **AUTHORITY** afgl ltr 25 apr 1988



THIRTY-FOUR MEGABIT FOUR-CHANNEL MULTIPLEXER

By

LEONARD R. NOVICK

OCTOBER 1985


Prepared for

DEPUTY COMMANDER FOR TACTICAL SYSTEMS
ELECTRONIC SYSTEMS DIVISION
AIR FORCE SYSTEMS COMMAND
UNITED STATES AIR FORCE

Hanscom Air Force Base, Massachusetts

UTIC FILE COPY





Distribution limited to U.S. Government agencies and their contractors; Critical Technology; September 1985. Other requests for this document shall be referred to HQ ESD/TCF-3, Hanscom AFB, Massachusetts 01731-5000.

Project No. 492A
Prepared by
THE MITRE CORPORATION
Bedford, Massachusetts
Contract No. F19628-84-C-000I

85-11 18 060

When U.S. Government drawings, specifications or other data are used for any purpose other than a definitely related government procurement operation, the government thereby incurs no responsibility nor any obligation whatsoever; and the fact that the government may have formulated, furnished, or in any way supplied the said drawings, specifications, or other data is not to be regarded by implication or otherwise as in any manner licensing the bolder or any other person or conveying any rights or permission to manufacture, use, or sell any patented invention that may in any way be related thereto.

WARNING INFORMATION SUBJECT TO EXPORT CONTROL LAWS

This document may contain information subject to the International Traffic in Arms Regulation (ITAR) or the Export Administration Regulation (EAR) of 1979 which may not be exported, released, or disclosed to foreign nationals inside or outside the United States without first obtaining an export license. A violation of the ITAR or EAR may be subject to a penalty of up to 10 years imprisonment and a fine of \$100,000 under 22 U.S.C. 2778 or Section 2410 of the Export Administration Act of 1979. Include this notice with any reproduced portion of this document.

Do not return this copy. Retain or destroy.

REVIEW AND APPROVAL

This technical report has been reviewed and is approved for publication.

ANIDA G. WISHNIETSKY, MAJOR, USAF

anda D. Wishmets Con

DEB Program Manager

Overseas C3 Systems Directorate

SECURITY CLASSIFICATION OF THIS PA	GE		HV	- 170 10	0 01
	REPORT DOCUM	ENTATION PAG	E		
16 REPORT SECURITY CLASSIFICATION Unclassified	N	None	IARKINGS		
26 SECURITY CLASSIFICATION AUTHORITY		3. DISTRIBUTION/AVAILABILITY OF REPORT Distribution limited to U.S. Government			
TO OECLASSIFICATION/OOWNGRADIN	GSCHEDULE	agencies and			itical over)
4 PERFORMING ORGANIZATION REPO	PT NUMBER(S)	Technology; September 1985. (over) s. Monitoring Organization REPORT NUMBER(S)			
MTR-9143 ESD-TR-85	-164				
6. NAME OF PERFORMING ORGANIZA The MITRE Corporation	TION 6b, OFFICE SYMBOL (If applicable)	76. NAME OF MONI	TORING ORGAI	NOITATION	
6c. ADORESS (City. State and ZIP Code) Burlington Road Bedford, MA 01730		7b. ADORESS (City,	State and ZIP Co	ode)	
NAME OF FUNDING/SPONSORING ORGANIZATION	8b. OFFICE SYMBOL (If applicable)	9. PROCUREMENT	NSTRUMENT I	DENTIFICATION N	IUMBER
Deputy Commander for	(over) TCF-3		4-C-0001		
& AODRESS (City, State and ZIP Code) Electronic Systems Div:	laton	10. SOURCE OF FU		1	WORK UNIT
Air Force Systems Comma Hanscom AFB, MA 01731-	and 6000	PROGRAM ELEMENT NO.	PROJECT NO.	TASK NO.	NO NO
Thirty-Four Megabit Fou	r-Channel Multiplexe	and and	-WZN		
12 PERSONAL AUTHORIS! Leonard R. Novick					
Final	O. TIME COVERED	1985 Octob		1S. PAGE	
16. SUPPLEMENTARY NOTATION					
17 COSATI CODES	18. SUBJECT TERMS	Continue on reverse if n	ecessary and iden	tify by block numb	er)
FIELD GROUP SUB. G			DEB	-	1.4
	Defense Commun	ications Syste			
19, ABSTRACT (Continue on reverse if nec)		(over)
A four-channel high specific projects and a service of the communications and a service of the combines two mission by 2.048 Mb/s, and a service of the combines of the combin	ne (DEB) system to unistration (CEPT) Le t stream data channe ce channel bit streat locks can be asynchreforms the inverse feasily adspts to oth	tilize Confere vel 3 transmis ls each at 12. m at 192 kb/s onous, since unction is par er data rates	nce of Eursion facil 928 Mb/s, into a combit stuffit t of the fame	opean Post ities. The a data chan posite data ng* is empl ull-duplex formats is	and multiplexer nel at stream at oyed. system.
into report describes (ne theory sho operat	(K.cy			6:/
20. DISTRIBUTION/AVAILABILITY OF	ABSTRACT	21. ABSTRACT SEC	URITY CLASSIE	ICATION	
UNCLASSIFIED/UNLIMITED TE SAME		Unclassifi			
224. NAME OF RESPONSIBLE INDIVIDU	AL	226 TELEPHONE N		22c. OFFICE SY	MBOL
Clsudette G. Hanley		(finclude Area Co		M/S D230	
DD FORM 1473 83 APR EDITION OF 1 JAN 73 IS DES				nclassified	

SECURITY CLASSIFICATION OF THIS PAGE

SECURITY CLASSIFICATION OF THIS PAGE

- (continued) Other requests for this document shall be referred to HQ ESD/TCF-3, Hanscom AFB, MA 01731-5000.
- 8a. (continued) Tactical Systems
- 11. (continued) Conference of European Post and Telecommunications Administration (CEPT)
 CEPT Level 3 Transmission
 Digital Radio and Multiplex Acquisition (DRAMA)
 DRAMA TDM
 Multiplexer
 Pulse Stuffing
 Rate Converter

Unclassified

SECURITY CLASSIFICATION OF THIS FAGE

ACKNOWLEDGMENT

This document has been prepared by the MITRE Corporation under Project No. 492A, Contract No. F19628-84-C-0001. The contract is sponsored by the Electronic Systems Division, Air Force Systems Command, Hanscom Air Force Base, Massachusetts 01731.

The author would like to acknowledge the contribution of Joseph F. Sciora, who built and tested the prototype equipment.

Accesion	For		
NTIS C	18/8d		
DITC	11.00		
Una.	Hon		1
Justilio			1
To.			1
By	ution		1
Distric	Availability	Codes	1
	Availability	1100	7
-	Avail an	dior	1
Dist	1	.101	- 1
10.	257		
14-	d 85		_



TABLE OF CONTENTS

Section		Page
	LIST OF ILLUSTRATIONS	vii
	LIST OF TABLES	vii
1	INTRODUCTION	1
	1.1 BACKGROUND	1
	1.2 CANDIDATE SOLUTIONS	1
	1.3 SYSTEM DESIGN CONSIDERATIONS	3
2	DESIGN DEFINITION	5
3	FRAME STRUCTURE	7
	3.1 BIT STUFFING	7
	3.2 FRAME USAGE	7
4	BLOCK DIAGRAM AND OPERATION	10
	4.1 TRANSMIT SIDE	10
	4.2 RECEIVE SIDE	12
	4.3 FAULT MONITORING	13
	4.4 SYSTEM ADAPTATIONS	13
5	CIRCUIT BOARD DESCRIPTIONS	14
	5.1 CIRCUIT BOARD TYPES	14
	5.2 MULTIPLEXER BOARD	15
	5.3 FIFO BOARD	16
	5.3.1 High Speed Circuit	16
	5.3.2 Low Speed Circuit	17

TABLE OF CONTENTS (concluded)

Section	Page
5.4 DEMULTIPLEXER BOARD	17
5.5 FRAME ACQUISITION	19
5.6 RATE SMOOTHING BOARD	20
5.7 HDB3 ENCODER	20
5.8 HDB3 DECODER	22
5.9 BITE BOARD	22
5.10 TEST EMULATOR	24
5.11 FRONT PANEL INDICATORS	24
BIBLIOGRAPHY	26
APPENDIX A FRAME STRUCTURE	27
APPENDIX B SCHEMATIC DIAGRAMS	31
APPENDIX C PROGRAMMABLE READ-ONLY MEMORY TRUTH TABLES	53
APPENDIX D ANNEX A TO RECOMMENDATION G.703	83
GLOSSARY	85

LIST OF ILLUSTRATIONS

		Page
rigure 1	DRAMA/DEB-CEPT Level 3 Interconnect Using Digital Channel Efficiency Model	2
2	DRAMA/DEB-CEPT Level 3 Interconnect Using Four-Channel Multiplexer	3
3	Block Diagram of Rate Converter	11

LIST OF TABLES

		Page
Table		21
1	HDB3 Control Signal Relationship	

SECTION 1

INTRODUCTION

1.1 BACKGROUND

The Digital European Backbone (DEB) project is in the process of upgrading the transmission facilities of the Defense Communications System (DCS) in Europe. The system is evolving from frequency division multiplex (FDM) to time division multiplex (TDM) equipment. The bulk of the new transmission facilities consists of line-of-sight (LOS) radio links. These radio links will use Digital Radio and Multiplex Acquisition (DRAMA) TDM equipment.

In some instances the DCS will interconnect with host nation and NATO facilities. Interconnection and interoperability present problems because of incompatible digital data rates, formats, and equipment sets. At the Supreme Headquarters Allied Powers Europe (SHAPE) facility in Belgium, there is a requirement to transmit a DEB mission bit stream (MBS), whose data rate is 12.928 megabits per second (Mb/s), and a service channel bit stream (SCBS), whose data rate is 192 kilobits per second (kb/s), via fiber optic and coaxial cables. The SHAPE Command Center has multiple fiber optic connection entry points using a diverse routing configuration. The fiber optic cables are laid underground with access at underground repeater and reconstitution nodes. Initially, NATO was to operate and logistically support these repeaters operating at the Conference of European Post and Telecommunications (CEPT) Level 3 rate of 34.368 Mb/s.

1.2 CANDIDATE SOLUTIONS

Given the constraint that the fiber optic repeaters are to operate at 34.368 Mb/s using CEPT Level 3 equipment, there are two candidate solutions to the DEB/SHAPE interconnect problem. One solution depends on a special piece of interconnect equipment called the Digital Channel Efficiency Model (DCEM), being developed by the Digital Communications Corporation (DCC) under the sponsorship of the Rome Air Development Center (RADC). One of the modes of operation of the DCEM is as a rate converter between a DEB digroup rate of 1.544 Mb/s and a CEPT Level 1 (NATO) rate of 2.048 Mb/s. In accordance with the DRAMA/DEB multiplex hierarchy, the MBS can be demultiplexed into its eight constituent channels, each at 1.544 Mb/s. A set of eight DCEMs can be used to convert these 1.544-Mb/s signals to eight 2.048-Mb/s signals. Once in the NATO/CEPT multiplex hierarchy of digital group rates, CEPT Level 2 equipment can convert four 2.048-Mb/s data channels to a European

8.448-Mb/s data stream. Similarly, four 8.448-Mb/s data streams can be multiplexed into a CEPT Level 3 data stream of 34.368 Mb/s. The digroup rate conversion design structure is shown in figure 1. The problem of accommodating the 192-kb/s service channel bit stream remains. In the DCEM-based configuration (figure 1) the service channel would have to utilize separate dedicated coaxial cables for clock and data or be put onto mission channels by further breaking down one of the digroups to its constituent 24 channels, 3 of which would provide the capacity of the SCBS.




Figure 1. DRAMA/DEB-CEPT Level 3 Interconnect Using Digital Channel Efficiency Model

An alternative solution is to build a multiplexer that combines the MBS and SCBS into a single composite bit stream at the CEPT Level 3 rate. Because of the available channel capacity, two mission bit streams (MBS), a service channel bit stream (SCBS), and a 2.048-Mb/s (CEPT Level 1) data channel can easily be multiplexed up to the CEPT Level 3 rate. The configuration using the proposed multiplexer for the DEB/SHAPE interconnect is shown in figure 2.




Figure 2. DRAMA/DEB-CEPT Level 3 Interconnect Using Four-Channel Multiplexer

A comparison of figures 1 and 2 shows that the four-channel multiplexer provides a great economy of equipment. It also saves a considerable amount of power and rack space. The four-channel multiplexer permits expansion by providing the spare MBS and 2.048-Mb/s data channels, and will do so with no additional cost in hardware, power, or system complexity. For those reasons the four-channel multiplexer is the preferred technical approach for the interconnection of DEB and NATO facilities, under the constraint of using CEPT Level 3 repeaters.

1.3 SYSTEM DESIGN CONSIDERATIONS

The DEB system is presently asynchronous and independent of NATO and European telephone systems. (However, a timing and synchronization system will be deployed at DCS stations in the late 1980s.) This independence has forced the design of the four-channel multiplexer to support four asynchronous data rates. Also, the proposed use of the high speed four-channel multiplexer, in conjunction with a fiber optic link that is extremely stable with respect to transmission errors, makes the loss of framing and pulse stuff information that could lead to loss of bit count integrity (BCI) very unlikely. Therefore, a virtually error-free transmission medium allows the use of asynchronous operation, which in turn facilitates an easier system timing interface.

The standards for the CEPT Level 3 data rate are described in section G.751 of the CCITT standards. The four-channel multiplexer cannot strictly comply with the entire standard because it is multiplexing data streams other than CEPT Level 2 (whose rate is

8.448 Mb/s). Also, there is a difference in the frame lengths. The four-channel multiplexer uses a frame length of 256 bits; the G.751 standard calls for a frame length of 1536 bits. The framing word sequence is the same in both instances. Specific inquiries concerning the possible incompatibility of framing formats have been made to one of the manufacturers of European equipment, who replied that the repeater equipment monitors the frame bits for errors with no alteration of the bit stream. Therefore, the frame format of the four-channel multiplexer is expected to be transparent to CEPT Level 3 repeater equipment.

SECTION 2

DESIGN DEFINITION

The 34-Mb/s, four-channel multiplexer was designed for the purpose of permitting DEB DRAMA data rates to be transmitted over European equipment using CEPT Level 3 standards. The multiplexer combines four data streams, two at 12.928 Mb/s, one at 2.048 Mb/s, and one at 192 kb/s, into a composite data stream of 34.368 Mb/s. The demultiplexer portion of the system performs the inverse operation of separating out the four channels from the 34-Mb/s data stream. The 34-Mb/s data stream uses HDB3 coding, as described in CCITT standard G.703, and uses a framing header, as described in standard G.751.

The 12.928-Mb/s data rates are the MBS rates carried by the AN/FRC-17X (X = 0, 1, 2, 3) series of radios, as generated by the AN/FCC-99 multiplexer, in the DRAMA equipment family. DRAMA radios use the 192-kb/s service channel bit stream data rate. A service channel bit stream can come from a three-channel version of an AN/FCC-98 multiplexer or from an AN/FCC-100 (low speed, time division) multiplexer. The 2.048-Mb/s rate corresponds to the CEPT Level 1 digroup data rate, which was added to the multiplexer design at the request of SHAPE.

The multiplexer operates with asynchronous bit streams, using positive bit stuffing for each data rate. The long term destuff jitter on the demultiplexer side is less than 50 nanoseconds (ns) for each data rate.

The multiplexer, demultiplexer, and power supplies are packaged in a single cabinet, which comprises one terminal end of a full-duplex system. Two multiplexer equipment cabinets and a switchover chassis can be connected to form a fully redundant four-channel multiplexer, with automatic switchover, giving protection in case of failure of one of the units. The simplest site maintenance concept would be the replacement of an entire four-channel multiplexer unit.

The major subchassis of each cabinet are the power supply chassis and card cage. The power supply chassis consists of individual power supplies providing the various voltages used by the system. The card cage contains the wire wrap boards. The boards, either TTL or ECL, are designed to contain functional circuits that require a minimum of interconnect.

The four-channel multiplexer contains a limited amount of builtin test equipment (BITE). The BITE monitors the power supplies and
activity at key locations for each of the data rates at both the
multiplexer and demultiplexer. Demultiplexer frame acquisition is
also monitored. Although the BITE circuitry does not find faults down
to the individual board level, it is an efficient warning indicator
and troubleshooting aid.

SECTION 3

FRAME STRUCTURE

3.1 BIT STUFFING

The composite data stream at the 34.368-Mb/s data rate contains all the data in each of the input data streams, as well as some overhead data, packed in a well defined manner, called the frame structure. The sum of the input data rates is less than the output (34.368-Mb/s) data rate. Since the input data streams are asynchronous with respect to the 34.368-Mb/s output rate, the frame structure must accommodate some small amount of variability in the number of bits per input data stream per frame. This accommodation of slightly variable data rates is called bit stuffing.

3.2 FRAME USAGE

The frame structure of the four-channel multiplexer is shown in appendix A. There are 256 bits in a frame. The first 10 bits (1111010000) are the framing bits, which designate the beginning of the frame. In CCITT Standard G.751, the 11th bit is reserved for remote fault status; the 12th bit is reserved for national use. To avoid incompatibility with CEPT Level 3 transmission equipment, those 2 bits are not specified. The bits corresponding to each input data stream, as well stuff control bits, are nearly evenly distributed throughout the remainder of the frame. All data rates, including the output data rate, are divisible by 64,000, as shown below:

$$\frac{34.368 \times 10^6}{64 \times 10^3} = 537$$

$$\frac{12.928 \times 10^6}{64 \times 10^3} = 202$$

$$\frac{2.084 \times 10^6}{64 \times 10^3} = 32$$

$$\frac{192 \times 10^3}{64 \times 10^3} = 3$$

Using the factors derived above, one can compute the average number of data bits per frame for each data rate using the following:

a. Average number of bits per 256-bit frame for each of the 12.928-Mb/s channels:

$$\frac{202 \times 256}{537} = 96.3$$

b. Average number of bits per frame for the 2.048-Mb/s rate:

$$\frac{32 \times 256}{537} = 15.3$$

c. Average number of bits per frame for the 192-kb/s rate:

$$\frac{3 \times 256}{537} = 1.43$$

Because each frame can include only an integer number of bits for each data rate, the MBS rate (of 12.928 Mb/s) must be accommodated by 96 bits in some frames and 97 bits in others. Therefore, in certain frames (approximately 30 percent), undesignated because of the asynchronous nature of this design, a 97th data bit must be added. In other frames this bit is stuffed (and subsequently discarded at the demultiplex end). Similar reasoning is used for each of the other data rates (15 bits plus 1 stuff bit for the 2.048-Mb/s channel; 1 bit plus 1 stuff bit for the 192-kb/s channel). The frame structure must also have a means of signaling the remote demultiplexer to confirm whether or not the stuff position contains valid data. For each of the four data streams in the frame, there is a stuff control word consisting of 3 bits at predetermined locations. This provides a measure of noise immunity by allowing a majority vote to determine the status of the stuff bit.

The frame usage is shown below:

Data Type		Frame Bit Usage
MBS A (12.928 Mb/s)		96 data bits 1 stuff bit 3 stuff control bits
MBS B (12.928 Mb/s)		96 data bits 1 stuff bit 3 stuff control bits
CEPT level 1 (2048 kb/s)		15 data bits 1 stuff bit 3 stuff control bits
SCBS (192 kb/s)		<pre>1 data bit 1 stuff bit 3 stuff control bits</pre>
Framing and status		12
Undesignated		20
	Total	256

SECTION 4

BLOCK DIAGRAM AND OPERATION

4.1 TRANSMIT SIDE

Figure 3 shows the block diagram of the multiplexer/demultiplexer. For each data channel, there is an elastic storage memory: first-in first-out (FIFO) buffer. The FIFO permits a data load clock and a data unload clock to operate asynchronously with each other. Data bits are unloaded from the memory in the same order as they were originally loaded into the memory. For error-free operation, the average output data rate must equal the input data rate. Also, the absolute difference in bit count between the input and output clock counts cannot exceed the memory size. On the FIFO usage, there are other constraints that are related to device characteristics and circuit details.

Each data source, such as an AN/FCC-99 (12.928 Mb/s) or AN/FCC-98 (192 kb/s), clocks data into its respective FIFO in the multiplexer. Data are unloaded from each FIFO in accordance with the frame format, such that the average output data rate equals the input data rate. The decision to unload or not to unload data from any FIFO at its stuff position time depends on the occupancy status of that FIFO at a certain time during the frame: In particular, if a FIFO is more than half full when the frame count reaches 128, then a data bit is unloaded into the channel's stuff position. If, however, the FIFO is less than half full, no data are unloaded at the stuff position time. Thus, the contents of each FIFO are regulated by use of the status bit. This regulation tends to keep each FIFO approximately half full.

A stuff control word is used to permit the receive end to distinguish between data/no data conditions. The stuff control word for each bit stream consists of 3 bits. All 3 bits are encoded high when the associated FIFO has an occupancy greater than half full, and are encoded low when the FIFO occupancy is less than half full. Three bits are used to prevent bit errors from causing destuff control errors due to noise in the transmission system. The data/stuff decisions at the receive side are based on majority votes on the 3 bits in each received stuff control word.

Data, framing, and control words are introduced into the data stream according to the frame format. A 34.368-MHz crystal controlled oscillator drives a modulo-256 binary counter. This counter




Figure 3. Block Diagram of Rate Converter

continuously cycles, defining the frame timing for the entire multiplex section. The 8-bit output of the counter is used as the address to a set of programmable read-only memories (PROMs) that are the basis of the control logic in the multiplexer. Most control functions in the multiplexer consist of enabling clock lines and addressing data selectors and priority encoders.

The 34-Mb/s composite data stream is converted from a nonreturn to zero (NRZ) format to the CCITT G.703 HDB3 format for transmission over a fiber optic or coaxial cable transmission system.

4.2 RECEIVE SIDE

The demultiplexer performs the inverse operation of the multiplexer. HDB3 data are first converted to NRZ format. Clocking information is derived from the HDB3 signal. The demultiplexer must synchronize its local frame count to that of the incoming bit stream. The frame acquisition circuit, whose function is to align the demultiplexer counter with that of the incoming framing word, accomplishes this synchronization process. The demultiplexer logic circuit controls the flow of data into the FIFO buffers. All data bits are present at the inputs to all of the FIFOs simultaneously; however, only the FIFO for which any particular data bit is intended, as determined by the frame format, is strobed. These strobe clock pulses are generated in the demultiplexer circuit in a manner quite similar to that of the multiplexer circuit board.

The frame-aligned counter develops an 8-bit address for some PROMs. The PROMs develop the gate control logic signals for clock steering. The demultiplexer logic also performs the majority vote on each of the four stuff control words, to develop gating signals at the pulse stuff times. If true data are available at a pulse stuff time, a strobe clock is enabled. If a correct data bit is not available at the stuff time, the strobe clock is gated out and the stuff data are dropped.

Each rate smoothing circuit (one for each FIFO) generates the unload clock for its respective FIFO. The average unload clock speed is the same as the load clock speed, averaged over an integration time of approximately 10 ms (milliseconds). The circuit operates by automatically adjusting the frequency of a VCXO (voltage controlled crystal oscillator) to maintain the FIFO's occupancy level at half full.

4.3 FAULT MONITORING

The multiplexer/demultiplexer has some built-in test equipment, to provide valuable monitoring assistance. The following parameters are monitored by the BITE logic.

- a. Power supply voltage levels
- b. Frame acquisition
- c. Multiplexer FIFO half-full status activity
- d. Demultiplexer FIFO half-full status activity

No attempt has been made to have the BITE isolate problems to the card level. However, the BITE monitors functional units to readily identify failures, if they should occur.

4.4 SYSTEM ADAPTATIONS

At each count in the frame, the multiplexer and the demultiplexer must perform well-defined operations. The essence of these operations is to steer clock pulses and data bits. Enabling lines, which control logic gates as a function of the frame count, perform these operations.

The control functions reside in high speed PROMs. A modulo-256 bit counter generates the address for the PROMs. The 34.368-Mb/s composite data rate clock drives these counters. Because of the unit's high speed operation (29-ns clocking interval), data are stored after each function, such as counting and data selection, to allow sufficient time for all digital operations to take place. In this "pipeline" configuration, critical race conditions are eliminated.

Those techniques permit the system to be easily modified to support other rates and frame structures. For example, a new frame structure could be calculated for a different data rate. Then a new set of PROMs could be programmed to reflect the changes. They would be the only changes required, except for the replacement of crystal oscillators in the rate smoothing circuits.

SECTION 5

CIRCUIT BOARD DESCRIPTIONS

5.1 CIRCUIT BOARD TYPES

The multiplexer and demultiplexer are divided into functional circuit boards. The circuit types required are listed below, along with quantity per unit and predominant logic family for each board type.

- a. FIFO, 2, (TTL and analog)
- b. Multiplexer, 1, (ECL)
- c. HDB3 encoder, 1, (ECL)
- d. HDB3 decoder, 1, (ECL)
- e. Frame acquisition, 1, (ECL)
- f. Demultiplexer, 1, (ECL)
- g. BITE, I, (TTL and analog)
- h. Rate smoothing, 1, (TTL and analog)

The system was arranged into these types to minimize backplane wiring and simplify testing during the development phase. The interconnection between boards requires very few wires. The circuits are built on R-series wire-wrap boards, manufactured by Augat, Incorporated, of Attleboro, Massachusetts. Each card is approximately 7 inches square, with 60 integrated circuit (IC) positions for the TTL card and 60 IC positions for the ECL boards, of which 24 positions are reserved for translator gates. Few boards are densely populated. A single card cage accommodates both TTL and ECL boards. The cage has 13 slot positions, of which 9 are used by the 4-channel multiplexer. A separate position is reserved for a TTL test simulator board, which is not normally plugged in.

Since the output data rate of the four-channel multiplexer is 34.368 Mb/s, corresponding to a clock period of 29.1 ns, ECL is used for the high clock rate portions of the system. Except for voltage translation chips and analog circuitry, the cards are organized to be either all ECL or all TTL.

5.2 MULTIPLEXER BOARD

The multiplexer circuit board is designed to create the output frame format, based on instructions that are coded into the PROMs. The PROMs have 256 different addresses, which correspond to each of the bits in the frame format. (See appendix A.) The multiplex circuitry is used to control the generation of fixed frame bits, the selection of data from each of the four input FIFOs, the generation of FIFO unload clock pulses, and the setting of stuff control bits for asynchronous operation. Each bit in the 256-bit frame plays a defined role; the PROM is programmed to have the multiplexer insert the proper data or overhead bit into each of those locations. The only variables that affect multiplexer operation, other than the modulo-256 counter, are the FIFO status indicators, whose values determine whether or not stuffing will take place in a given frame for a given channel.

The multiplexer circuit schematic is shown in figure B-l in appendix B. The system clock (53) is located on the board. It is a 34.368-megahertz (MHz) crystal controlled oscillator with an ECL logic output. The clock drives a pair of OR gates (41), with multiple outputs for clock distribution. Since the frame is 256 bits long, a modulo-256 bit counter (25 and 37) is used as the input address for the PROMs. The output of the counter is registered by D-edge registers (26 and 38). The 8-bit address is the input to three ECL (10149) PROMs (27, 51, and 39), each organized for an 8-bit address (256) and a 4-bit output. The truth tables for each PROM are in appendix C. D₁, D₂, and D₃ outputs of PROM (27) develop an address for the 10564 8:1 chip selector (30). The output of the chip selector will be one of eight inputs, depending on the 3-bit address selected. Only six of eight possible inputs are used. These six inputs correspond to each of the four data ports or corresponding FIFO status lines and hard-wired "1" and "0," which are used to create the frame bits. The input from each of the four data channels will be either data or the occupancy state of its respective F1FO. The output, DO, of the 10149 PROM (27) controls the steering of the F1FO status or data to the 8:1 multiplexer by means of a 2:1 multiplexer (31). The outputs of the PROMs are registered, to enable the circuit chips to have a full clock cycle (29.1 ns) for propagation delays. The delay time between address and stable data at the output of the 10149 PROM is specified to be 25 ns, worst case. This pipeline technique is used throughout the entire high speed section of the design.

Both the occupancy status and the data from each of the F1FOs are converted to ECL logic levels from TTL levels by means of the 10524 voltage translator chips (19) and (20). The ECL cards have an area reserved for translator chips, where both ECL voltages (0,

-5, -2) and TTL voltages (+5) are available to the chip. The occupancy status of the FIFOs is held in a register (32), clocked once per frame.

Besides selecting data according to frame format, the multiplexer must develop unload clocks for each FIFO. PROM (51) develops an address for a 10562 (54) "one of eight" priority encoder. The four outputs $(Q_0,\,Q_1,\,Q_2,\,{\rm and}\,Q_3)$ of the decoder correspond to enabling lines for each of the respective clock gates (21) for the four FIFOs. The clock enable lines are high only at the "true" data time. They are low during stuff control times and stuff opportunity times. PROM (39) generates an enabling signal for each FIFO only during the stuff opportunity times, to control gates in (44). The FIFO occupancy status also controls IC (44). The "true" data clock enable and the possible "stuff opportunity" clock enable are "wire ORed" before being translated to the TTL level by (21).

5.3 FIFO BOARD

The FIFO board consists of four independent circuits. There are two high speed FIFO circuits for the two MBSs and two low speed FIFO circuits for the SCBS and the 2048-bit stream. The circuits are assembled on a TTL wire-wrap board; all logic on the board is TTL. The heart of each of the buffer circuits is the 74S225, a 16 by 5 asynchronous FIFO memory chip. These chips require a 20-pin socket that is not available on the R-series wire-wrap board. An adapter socket is used with each 74S225. The adapter socket permits four conventional IC sockets to accept the 20-pin adapter socket.

5.3.1 High Speed Circuit

Two 74S225s are placed in tandem, to create a FIFO that is 5 bits wide and 32 bits deep. Besides gaining depth, this configuration permits the use of the Input Ready (IR) flag of the downstream FIFO to be used as a greater than or less than half-full indicator.

The FIFO chip is rated for a clock speed up to 10 MHz. This speed limitation requires that the 12.928-Mb/s data rates be processed by converting the serial data stream into a slower rate, parallel data stream. One 12.928-Mb/s data stream is converted to four 3.232-Mb/s data streams, to use four of the five available channels of the FIFO chip.

The high speed FIFO circuit, along with timing diagrams, is shown in figure B-3. The data are strobed into the serial-to-parallel converter (54164) at the average MBS rate of 12.928 Mb/s.

At every fourth clock, the 4-bit data word is then strobed into the 74174 D-edge register. The data word is then loaded into the FIFO buffers. The 74174 register permits the data to be stable for approximately 300 ns.

The 4-bit data word is unloaded from the FIFO and strobed into the 54166 parallel-to-serial shift register. The shift/load clock for the 54166 is derived from the FIFO output clock by means of a 54161 counter and logic gates. Since the load and unload clocks of the FIFOs are asynchronous, they are derived from independent counters and logic gates.

5.3.2 Low Speed Circuit

At the two slower data rates, data are strobed into a D-edge register. The slow speed circuit is shown in figure B-2. The output of the register is strobed into the 74S225 FIFO one clock period (29 nm) later, because of the 5404 inverter (56). The propagation delay from the D to Q output of the 74S175 is 22 ns, worst case. The setup time for the 74S225 is -20 ns, providing a safety factor of 27 (20 + 29 - 22) ns. Schottky D registers are used. The setup time (data available before clock edge) is only 5 ns in the Schottky device and 25 ns in the 74S175 device.

Data are unloaded from the 74S225 by means of a separate and asynchronous unload clock. The data are buffered in a 74S175 register.

5.4 DEMULTIPLEXER BOARD

The major task of the demultiplexer board is to develop the load clock for each of the FIFOs according to the frame format and received stuff control bits. ECL is used because the clocking speed on this board is 34.368 Mb/s. As in the multiplexer board, registers are used in a pipeline configuration, to permit each chip or group of chips to have a full clock cycle for settling times. The worst case propagation time occurs in the 10549 4 by 8 PROM, with a specified worst case of 25 ns.

The demultiplexer schematic diagram is included in figure B-4 in appendix B. The received clock (CLOCK IN) is derived in the frame acquisition board (figure B-5) from the HDB3 data. The clock is distributed throughout the board by means of the 10110 (39). A modulo-256 counter (8 bits) is used to generate all the addresses to the control PROMs (27, 50, 51, and 53). During normal operation,

after frame acquisition, the counter runs free. During frame acquisition, the counter is reset to 0 and then preset to 16, under control of the frame acquisition circuit to synchronize the counter with respect to the received framing sequence. PROM (27) generates clock pulse gating signals (D₀, D₁, D₂, and D₃) for each of the four respective demultiplexer FIFOs. PROM (51) generates clock pulse gating signals for each of the four respective stuff opportunity times. The "AND" gates in position 43 enable these pulses. A pulse is enabled if the STUFF control word (3 bits for each data port) in the frame indicates a high with a majority vote. The majority vote is performed by four counters, one assigned to each port (32, 33, 44, and 45). A count greater than 2 will enable the corresponding "AND" gate in (43).

The 3 bits of each stuff control word are used as the inputs to their respective counters (32, 33, 44, and 45). The stuff control bits come from the data stream via the gates in IC (57). Each of these four gates is enabled three times in the frame by mesns of the PROM in location 53. The "AND" gates in position 56 are used to gate the inverted clock during the stuff control times to enable the stuff control bits to be counted. The counters operate on positive going clock edges. Since the controlling edge occurs very near the center of a data pulse, timing glitches are eliminated. The least significant bit (1SB) + 1 of the 10578 counter provides the majority vote, since that bit is high on either the count of 2 or 3. The counters are reset at the beginning of each frame.

It should be noted that the stuff control majority vote occurs in the second half of the frame, and the vote is complete before the arrival of the stuff opportunity time. Hence, the "AND" gates in IC (43) will have already been enabled by their respective majority vote counter before the stuff opportunity clock arrives. The corresponding "true" data clock and gated stuff opportunity clock are "ORed" together in IC (31) before being translated to TTL levels. The PROM in location 50 develops a pulse at time "10" in the frame count for use in the frame acquisition board.

The three tandem "OR" gates in position 59 are used to delay the data by approximately 6 ns. This prevents "ANDing" of the enabled inverted clock at the inputs to the "AND" gates of position 57 with that of the data following the stuff control bits. Narrow glitches of a few nanoseconds are thereby prevented from occurring at the trailing edge of the enabled stuff control pulse at the output of the "AND" gates in position 57.

5.5 FRAME ACQUISITION

The frame acquisition board acquires framing information and synchronizes the demultiplexer address counter with that of the incoming data stream. It continuously monitors the framing sequence time of detection with respect to the demultiplexer address counter. If the demultiplexer frame address counter is in proper registration with respect to the framing sequence, the frame acquisition board will not change the demultiplexer address counter. If, however, the address counter is not in proper registration with respect to the framing sequence, the frame acquisition board will, after two frames, force the demultiplexer address counter to be in synchronism with the received frame word.

Figure B-5 shows the circuit schematic for the frame acquisition board. The sequence of framing bits is shown in the upper center portion of the print. All data pass through a serial shift register (three 10141s) at locations 25, 26, and 38. When the framing bits are in the shift register with the first framing bit at Q_q of location 38 and the last bit at Q, of location 25, the presence of the correct sequence, with no errors, is detected by ICa at locations 39 and 40. The presence of the frame sequence is denoted by having pin 3 of IC (39) go high during the clock period in which the sequence is detected. If the address counter of the demultiplexer and the frame detect pulse are in synchronism, a pulse developed once per frame by the address counter, called the "10" detect pulse, will be coincident in time with the frame detect pulse. These pulses are "ANDed" together to produce a pulse at pin 2 of IC (30). The "10" detect pulse from the address counter also drives a 10178 binary counter at location 42. (After registration, the "10" detect pulse occurs at time 12 at the clock input to IC 42.) This counter (42) is reset to 0 if pin 2 of IC (30) detects the framing bits at the expected time in the frame.

If, however, framing is lost, the 10178 counter will continue to increment each frame. After three frames of incrementing, the output of the binary comparator at pin 2 of location 53 will go high, enabling the demultiplexer address counter to be forced into coincidence with the framing sequence.

Pin 3 of IC (30) first resets the demultiplexer counter to 0. The output of the digital comparator enables the gate. During the next clock interval, the address counter will be preset to 16. The value of 16 is made necessary by the fact that its "10" detect pulse is actually present at time 13 at the output of the register at location 52, and there are 3 clock delays at the shift register in location 41. The present value (16) is hardwired at the demultiplexer's address counter.

5.6 RATE SMOOTHING BOARD

The rate smoothing board consists of four independent rate smoothing circuits, one for each of the four data channels. The purpose of the rate smoothing circuit is to monitor the occupancy of the associated output F1FO circuits and automatically adjust the unload clock rate to keep the occupancy approximately half full over a long integration period. The frame format guarantees that there will be a constant amount of data, to within 1 bit, written into the F1FO at each frame period (7.4 microseconds). The long term average of the data rate will be the same as the input data rate, which is usually controlled by a crystal oscillator.

Figure B-6 shows the rate smoothing circuit. The upper left corner shows a block diagram of the canonical form of each rate smoothing circuit. The FIFO status signal is fed into a non-inverting amplifier, which adds a direct current (dc) offset of -2.5 V at the output of the signal. The purpose of the offset is to level shift the status input waveform to generate a bipolar signal. The second operational amplifier is configured as a simple integrator. The back-to-back Zener diodes are used to limit the VCXO voltage to ±5 V for protection of the VCXO. The VCXO has a negative slope frequency to voltage transfer characteristic.

5.7 HDB3 ENCODER

The composite 34-Mb/s signal is encoded into HDB3 (high density binary 3) format in accordance with CCITT standard G.703. The HDB3 code is a pseudo-ternary code with three states, denoted by B+, B-, and 0. The marks are transmitted in alternate polarity; the zeros are transmitted as 0, except as noted below. The 3 indicates that the code substitutes marks in sequences of more than three consecutive zeros. The second and third zeros of a string are transmitted unchanged. The fourth zero of a string is transmitted as a mark, with the same polarity as the previous mark, thereby violating the alternate mark inversion (AMI) rule of the code. The first zero of a string of four consecutive zeros may or may not be modified to a mark, to cause successive violations of opposite polsrity. This code provides zero dc offset and facilitates clock recovery at the receiving end of the link.

The HDB3 encoder is designed to produce an HDB3 encoded signal from an NRZ signal using hardwired logic elements. At each clock interval, two digital signals are produced. One signal denotes whether the corresponding HDB3 output will be a zero or a mark. The other signal denotes the polarity of the mark. These two digital signals are then converted to HDB3 format at the very last stage of

the encoder. The major subfunctions of the encoder are to detect strings of four zeros and designate the first and fourth zero, provide for proper delay and timing registration, develop the polarity of the current violation and store the polarity of the last violation and last mark, provide logic for controlling the polarity of the marks as a function of the previous state, and lastly produce the ternary signal from the two binary signals mentioned above.

Figure B-7 shows the schematic diagrams of the encoder and decoder. The NRZ data to be encoded are clocked through a D-edge shift register (50) to detect sequences of four or more zeros by means of a "NOR" gate (51). Shift registers (38 and 39) provide compensatory delay for the main data streams. Clock pulses to drive the circuit are developed at (42), which provides clock distribution.

Marks developed by the first zero in sequences of four may be inhibited by the gate control at pin 13 of (40). (First zero marks are inhibited if the preceding mark of the HDB3 signal has a polarity opposite to the polarity of the preceding violation and is not a violation by itself.) The "first zero mark" is "ORed" with the mark corresponding to an NRZ "one" at (41) input pins 4 and 5. The "fourth zero mark" is also ORed with the other two possible marks at input pins 13 and 12 of (41). The signal labeled A in the diagram goes high at each mark. The signal labeled B in the diagram designates the polarity of the mark. Table 1 shows the relationship between the control signals A and B and the HDB3 code.

Table 1. HDB3 Control Signal Relationship

Mark Control	Polarity <u>Control</u>	Output <u>Voltage</u>
A	В	HDB3
0	0	0
0	1	0
1	1	B+
1	0	B-

The HDB3 code is generated by steering marks to one or the other side of a center tapped transformer. The marks (A control line) are first converted to 14.55-ns pulses and then steered to the proper side of the transformer by the polarity control line (B).

5.8 HDB3 DECODER

The HDB3 decoder converts HDB3 code to NRZ. It is pictured as the top schematic in figure B-7. The board also contains a phase locked loop clock recovery circuit, to regenerate the 34.368-MHz clock in synchronism with the data.

The three-level input signal is terminated in 75 ohms at (37). Threshold detectors at position 38 convert the three-level signal into two NRZ signals, according to the waveform shown in the upper left-hand corner of the schematic diagram. The output of the "exclusive OR" gate, pin 12 of (40) goes high at each logic "one." Since the HDB3 format is guaranteed not to have more than three "zeros" in a row, a clock edge can be generated at "zero" locations by having the signal pass through a four-tap delay line with tap spacings of 29 ns (57). The outputs are "ORed" together to produce a 34.368-MHz clock signal with jitter, because the delay line lengths are not accurate. The crystal controlled phase locked loop removes the jitter. The phase locked loop uses a linear phase detector, an RC low pass filter, and an operational amplifier error integrator. The "jitter free" 34-MHz clock is used to drive the decoder circuit via the clock distribution IC at location 30. The outputs of the two threshold detectors at position 38 are registered by the D-register at location 39, with the strobe clock occurring at the center of the detected pulse.

The key logic waveforms in the decoder are described: Pin 2 of IC (40) goes high at each mark. Pin 3 of IC (42) goes low after a violation for the duration of the violation. The circuit detects two adjacent marks with the same polarity. The D-registers at (41) are clocked only during mark intervals, and the polarity of two successive marks are compared in the "exclusive OR" gate at (40).

The violation detection causes a mark to be inhibited at time t_0 and t_3 . IC (31) is the shift register delay line and IC (44) provides the gates for the inhibit line.

5.9 BITE BOARD

The BITE logic board schematic diagram is shown in figure B-8. The BITE board in no way affects the operations of the system. Failure of the BITE logic will not cause a failure in the system. This board monitors all the power supply voltages (+12, -12, +5, -5, and -2) used in the system. A Zener diode at location 26, along with voltage divider resisters, generates two reference voltages at 3.5 and 3.0 V. Similarly, a Zener diode at location 38 and a voltage divider generate reference voltages at -3.5 and -3.0 V, and

another set of reference voltages at -1.7 and -1.5 V. The +12 and +5 V power supply voltages are divided down to +3.25 V. The -12 and -5 V power supply voltages are divided down to -3.25 V. A pair of comparators is used for each power supply voltage test. For example, the voltage comparators at location 27 are used to test the +12 V power supply. The +3.5 V reference is applied at pin 14, and the nominal +3.25 V signal is applied at inverting input pin 15. The output (pin 1) is high as long as the voltage at pin 15 is less than that of pin 14. Similarly, at the other comparator of package 27, a +3 V reference signal is applied to pin 6 (inverting), and the nominal 3.25 signal is applied to pin 5. The output (pin 10) is high as long as the voltage at pin 5 is greater than the voltage at pin 6. A high from both comparators indicates that the nominal signal voltage is greater than +3.0 V and less than 3.5 V. The comparators in locations 39, 40, 51, and 52 are used to test the +5, -5, -2, and -12 V power supply voltages. The outputs of all comparators are "ANDed" via a pyramid structure, using the "AND" gates in locations 28, 53, and 29, to form a signal that indicates the status of the power supply voltages. If all the power supply voltages are within tolerance, pin 10 of IC (29) will go high.

The half-full status lines for each data rate at both multiplexer and demultiplexer FIFOs are registered four times each frame by the D-edge registers in positions 1 and 10. At the output of each register, there is a 74123 retriggerable monostable multivibrator (positions 14, 13, 22, and 21). The resisters and capacitors in positions 2 and 9 set the time constants, approximately 50 microseconds each, for each of the multivibrators. When the status line is active (constantly changes state), the output of the corresponding retriggerable multivibrator will remain high. A logic high will turn off the corresponding indicator light of the front panel. The light driver is an open collector 7416 inverting driver. Between the logic control circuitry and each of the light emitting diode (LED) drivers, there is an "AND" gate, controlled by the LED (Lamp) TEST button.

The frame status indicator is active when the demultiplexer has acquired framing. At the frame acquisition circuit board, the output of the "AND" gate that detects the coincidence of the detect "10" pulse of the demultiplexer address counter and the framing sequence detect pulse is used to drive a retriggerable monostable multivibrator, whose period is 10 microseconds. Because the frame length is 7.4 ns, the multivibrator will always be high when the system acquires framing. The output of the frame acquisition retriggerable multivibrator is also used as an input to a set-reset flip-flop at location 31. IC (32) is used as the LED test gate and IC (33) is used as the LED driver.

The BITE board also contains a summary status line at pin 10 of IC (17).

5.10 TEST EMULATOR

The test emulator board is shown in figure B-9. Although not part of the working system, a test emulator board has been made to simulate clock and data at all data rates. Crystal oscillators are used to generate the clock, and counters driven by the respective oscillators are used to generate data.

A 3.072-MHz oscillator has its output divided by 16 to generate the 192-kb/s clock. Further frequency division by another 74161 counter generates the simulated data. Two oscillators and frequency counter chips are used to generate asynchronous clock and data signals at 12.928 Mb/s. Another crystal oscillator and divider is used to generate the signals for the 2.048-Mb/s data source.

Crystal oscillators were used in the simulator board to ensure that frequency limits are within the capture ranges of the voltage controlled oscillators of the rate smoothing circuit. The frequency divider outputs used to simulate data are pin selectable, with outputs of 1/2, 1/4, 1/8, and 1/16 the input clock rate.

The test emulator board can be used to test most aspects of the entire system. The simulator can test multiplexer and demultiplexer BITE functions. Similarly, the overall system jitter can be viewed on an oscilloscope, by comparing the input signal generated by the simulator with that of the output of the rate smoothing board.

5.11 FRONT PANEL INDICATORS

The BITE board monitors key signal parameters of the rate converter to provide system status via the front panel. In general, the green lights should always be activated when the system is operating satisfactorily. The red lights indicate abnormal conditions. The yellow lights indicate conditional faults that require interpretation, based on past history. Under the POWER heading, there are two fault indicators: a green light labeled BITE and a yellow light labeled FAULT. The green light (active) indicates that +5 V is being brought to the BITE board. The yellow light (active) indicates that one of the power supplies is not within tolerance (+10%). The power supply voltage can be read at the test point associated with each power supply at the power supply front panel.

The two yellow lights labeled SPARE 1 and SPARE 2 are not wired.

There are eight FIFO status indicators, corresponding to each data channel in the multiplexer and in the demultiplexer. These status indicators monitor activity of the half-full sense lines on the FIFOs. When the system is working properly, the occupancy at each FIFO will vary continuously about the half-full condition. Lack of activity will indicate improper operation and will be designated by a red light.

If the demultiplexer has acquired framing, the green FRAME LOCK light will remain on. The point monitored for this indicator is the output of gate (30) pin 2 of the frame acquisition board. This gate goes high when the "10" detect pulse from the demultiplexer counter is coincident with the framing sequence detect pulse.

Failure to detect framing will set a latch (IC 30 in the BITE logic board) that activates the FRAME SEARCH indicator (yellow). Pushing the reset button will reset and shut off the light.

The LED TEST button is used to test all front panel status lights.

BIBLIOGRAPHY

- Spilker, J. J., "Digital Communications by Satellite," New Jersey: Prentice Hall Inc., 1977.
- The International Telegraph and Telephone Consultative Committee (CCITT), "Recommendation G.703," Vol. III.2, International Telecommunication Union, Geneva, 1977, pp. 400-407.

APPENDIX A

FRAME STRUCTURE

There are 256 clocking intervals in the frame. Each interval is defined and listed according to the following notation:

Notation	Index	Definition
Fj Alarm National	0 ≤ j ≤ 9	Frame Bit Count 10 in Frame (not used) Count 11 in Frame (not used)
Lj STLj LS	$ \begin{array}{ccc} 0 & \leq & j & \leq & 14 \\ 1 & \leq & j & \leq & 3 \end{array} $	CEPT Level 1 Data Bits CEPT Level 1 Stuff Control Bits CEPT Level 1 Stuff Position (247)
MAj Staj Mas	$ \begin{array}{ccc} 0 & \leq & j & \leq & 95 \\ 1 & \leq & j & \leq & 3 \end{array} $	A-Mission Bit Stream Data Bits A-Mission Bit Stream Stuff Control Bits A-Mission Bit Stream Stuff Bit Position (254)
MBj Stbj MBS	$ \begin{array}{ccc} 0 & \leq & j & \leq & 95 \\ 1 & \leq & j & \leq & 3 \end{array} $	B-Mission Bit Stream Data Bits B-Mission Bit Stream Stuff Control Bits B-Mission Bit Stream Stuff Bit Position (255)
SCO STSj SCS	1 ≤ j ≤ 3	Service Channel Bit Stream Data Bit (116) Service Channel Bit Stream Stuff Control Bits Service Channel Bit Stream Stuff Bit Position (244)

The frame usage is shown in table A-1.

Table A-1. Frame Usage

Count	Bit Type	Count	Bit Type
0	F1 (1)	43	MA14
1	F2 (1)	44	MB14
2	F3 (1)	45	MA15
3	F4 (1)	46	MB15
4	F5 (0)	47	MA16
5	F6 (1)	48	MB16
6	F7 (0)	49	MA17
7	F8 (0)	50	MB17
8	F9 (0)	51	MA18
9	F10 (0)	52	MB18
10	Not Used (Alarm)	53	L3
11	Not Used (National)	54	MA19
12	MAO	55	MB19
13	MBO	56	MA20
14	LO	57	MB20
15	MAI	58	MA21
16	MB1	59	MB21
17	MA2	60	MA22
18	MB2	61	MB22
19	MA3	62	MA23
20	мв3	63	MB23
21	MA4	64	L4
22	MB4	65	MA24
23	MA5	66	MB24
24	MB5	67	MA25
25	L1	68	MB25
26	MA6	69	MA 26
27	мв6	70	MB26
28	MA7	71	
29	MB7	72	MA 27
30	MA8	73	MB27
31	мв8	74	
32	MA9	75	MA28
33	MB9	76	MB28
34	MA10	77	MA 29
35	MB10	78	MB29
36	MAII	79	L5
37	MB11	80	MA30
38	MA12	81	MB30
39	MB12	82	
40	L2	83	MA31
41	MA13	84	MB31
42	MB13	85	MA32

Table A-1. (Continued)

Count	Bit Type	Count	Bit Type
STOCKE SERVICE		129	MB48
86	MB32	130	MA49
87	copy shall	131	MB49
88	MA33	132	
89	MB33	132	MA50
90	disk mar		MB50
91	MA34	134	
92	MB34	135	MA51
93	MA35	136	MB51
94	MB35	137	MA52
95	L6	138	MB52
96	MA36	139	STS1
97	MB36	140	MA53
98	-	141	MB53
99	MA3 7	142	L9
100	MB37	143	
101	MA38	144	MA54
102	MB38	145	MB54
103		146	MA55
104	MA39	147	MB55
105	MB39	148	STS2
106		149	MA 56
107	MA40	150	MB 56
108	MB40	151	MA 57
109	MA41	152	MB57
110	MB41	153	STS3
111	1.7	154	MA58
112	MA 42	155	MB58
113	MB42	156	
	MA43	157	MA59
114	MB43	158	MB59
115	SCO	159	MA60
116	MA44	160	MB60
117	MB44	161	L10
118	MB44 	162	MA61
119		163	MB61
120	MA45	164	
121	MB45	165	MA62
122	MA46	166	MB62
123	MB46	167	STLl
124		168	MA63
125	MA47	169	MB63
126	MB47	170	MA64
127	L8	171	MB64
128	MA48	1/1	


Table A-1. (Concluded)


	Bit Type	Count	Bit Type
Count	BIL Type	01/	мв80
170	STL2	214	STAl
172	MA65	215	MA81
173	MB65	216	MB81
174	STL3	217	MA82
175	MA66	218	MB82
176	мв66	219	L13
177	MA67	220	MA83
178	MB6 7	221	мв83
179	Lll	222	STA2
180	MA68	223	MA84
181	182MB68	224	MB84
100		225	MA85
183	MA69	226	MB85
184	мв69	227	STA3
185	MA70	228	MA86
186	MB70	229	MB86
187	MB/0	230	MD00
188	MA71	231	MA87
189	MB71	232	MB87
190	STBl	233	MA88
191	MA72	234	MB88
192	MB72	235	L14
193	MA73	236	MA89
194	E173	237	
195		238	мв89
196	L12	239	
197	MA74	240	MA90
198	MB74	241	мв90
199	STB2	242	MA91
200	MA75	243	MB91
201	MB75	244	SCS
202	MA76	245	MA92
203	мв76	246	мв92
204	STB3	247	LS
205	MA77	248	MA93
206	мв77	249	мв93
207		250	MA94
208	MA78	251	мв94
209	мв78	252	MA95
210	MA7 9	253	мв95
211	мв79	254	MAS
212		255	MBS
213	MA80		


APPENDIX B


SCHEMATIC DIAGRAMS


		Page
Figure		33
B-1	Multiplexer	
B-2	FIFO Board (Complete)	35
	FIFO (High Speed Section) Rate Converter	37
B-3		39
B-4	34 Mb/s Demultiplexer	41
B-5	Frame Acquisition	
В-6	Rate Smoothing	43
		45
B-7	NRZ/HDB3	47
B-8	BITE Logic Board	49
B-9	Test Emulator	
P-10	Backpanel Wiring	51


















.

Figure B-1. MULTIPLEXER



LEXER

2.5






Figure B-2. FIFO BOARD (COMPLE



re B-2. FIFO BOARD (COMPLETE)










Figure B-3. FIFO (HIGH SPEED SEC RATE CONVERTER



B-3. FIFO (HIGH SPEED SECTION)
RATE CONVERTER










Figure B-4.








Figure B-4. 34 Mb/s DEMULTIPLEXER





DEMULTIPLEXER

















Figure B-6. RATE SMOOTHING









Figure B-6. RATE SMOOTHING
































ADAPTER BUARD






Figure B-9. TEST EMULATOR

NOTE ALL SEMBLES SINKS
CIPTESPOSITO ALGAE BOARD
NOTE TO SHEET SEMBLE



B-9. TEST EMULATOR






Figure B-10. BACKPANEL WIRING

APPENDIX C

PROGRAMMABLE READ-ONLY MEMORY TRUTH TABLES

Table		Page
C-1	Multiplexer, IC (27) Enable Line for True Data, Stuff Control and Stuff Opportunity Times	54
C-2	Multiplexer, IC (51) Enable Line for True Data Times	58
C-3	Multiplexer, IC (39) Enable Line for Stuff Opportunity Times	62
C-4	Demultiplexer, IC (27) Enable Line for True Data Except Stuff Opportunity Times	66
C-5	Demultiplexer, IC (50) "10" Detect	70
C-6	Demultiplexer, IC (51) Enable Line for Stuff Opportunity Times	74
C-7	Demultiplexer, IC (53) Enable Line for Stuff Control Times	78

Table C-1. MULTIPLEXER, IC (27) (Revised)

Enable Line for True Data, Stuff Control and
Stuff Opportunity Times

	Out	puts				Outputs						
Address	DO	<u>D1</u>	D2	<u>D3</u>	Address	DO	Dl	<u>D2</u>	<u>D3</u>			
0	1	1	0	0	38	0	0	0	0			
1	1	1	0	0	39	0	0	0	1			
2	1	1	0	0	40	0	0	1	0			
3	1	1	0	0	41	0	0	0	0			
4	1	1	0	1	42	0	0	0	1			
5	1	1	0	0	43	0	0	0	0			
6	1	1	0	1	44	0	0	0	1			
7	1	1	0	1	45	0	0	0	0			
8	1	1	0	1	46	0	0	0	1			
9	1	1	0	1	47	0	0	0	0			
10	1	1	1	1	48	0	0	0	1			
11	1	1	1	0	49	0	0	0	0			
12	0	0	0	0	50	0	0	0	1			
13	0	0	0	1	51	0	0	0	0			
14	0	0	1	0	52	0	0	0	1			
15	0	0	0	0	53	0	0	1	0			
16	0	0	0	1	54	0	0	0	0			
17	0	0	0	0	55	0	0	0	1			
18	0	0	0	1	56	0	0	0	0			
19	0	0	0	0	57	0	0	0	1			
20	0	0	0	1	58	0	0	0	0			
21	0	0	0	0	50	0	0	0	1			
22	0	0	0	1	61	G	0	0	0			
23	0	0	0	0	6	0	0	0	1			
24	0	0	0	1	6.	0	0	0	0			
25	0	0	1	0	63	0	0	0	1			
26	0	0	0	0	64	0	0	1	0			
27	0	0	0	1	65	0	0	0	0			
28	0	0	0	0	66	0	0	0	1			
29	0	0	0	1	67	0	0	0	0			
30	0	0	0	0	68	0	0	0	1			
31	0	0	0	1	69	0	0	0	0			
32	0	0	0	0	70	0	0	0	1			
33	0	0	0	1	71	1	1	1	1			
34	0	0	0	0	72	0	0	0	0			
35	0	0	0	1	73	0	0	0	1			
36	0	0	0	0	74	1	1	1	1			
37	0	0	0	1	75	0	0	0	0			

Table C-1. (Continued)

	Out	puts				Out	puts		
Address	<u>D0</u>	<u>D1</u>	<u>D2</u>	<u>D3</u>	Address	<u>D0</u>	<u>D1</u>	<u>D2</u>	<u>D3</u>
76	0	0	0	1	117	0	0	0	0
77	0	0	0	0	118	0	0	0	1
78	0	0	0	1	119	1	1	1	1
79	0	0	1	0	120	0	0	0	0
80	0	0	0	0	121	0	0	0	1
81	0	0	0	1	122	0	0	0	0
82	1	1	1	1	123	0	0	0	1
83	0	0	0	0	124	1	1	1	1
84	0	0	0	1	125	0	0	0	0
85	0	0	0	0	126	0	0	0	1
86	0	0	0	1	127	0	0	1	0
87	1	1	1	1	128	0	0	0	0
88	0	0	0	0	129	0	0	0	1
89	0	0	0	1	130	0	0	0	0
90	1	1	1	1	131	0	0	0	1
91	0	0	0	0	132	1	1	1	1
92	0	0	0	1	133	0	0	0	0
93	0	0	0	0	134	0	0	0	1
94	0	0	0	1	135	1	1	1	1
95	0	0	1	0	136	0	0	0	0
96	0	0	0	0	137	0	0	0	1
97	0	0	0	1	138	0	0	0	0
98	1	1	1	1	139	0	0	0	1
99	0	0	0	0	140	1	0	1	1
100	0	0	0	1	141	0	0	0	0
101	0	0	0	0	142	0	0	0	1
102	0	0	0	1	143	0	0	1	0
103	1	1	1	1	144	0	0	0	0
104	0	0	0	0	145	0	0	0	1
105	0	0	0	1	146	0	0	0	0
106	1	1	1	1	147	0	0	0	1
107	0	0	0	0	148	1	0	1	1
108	0	0	0	1	149	0	0	0	0
109	0	0	0	0	150	0	0	0	1
110	0	0	0	1	151	0	0	0	0
111	0	0	1	0	152	0	0	0	1
112	0	0	0	0	153	1	0	1	1
113	0	0	0	1	154	0	0	0	0
114	0	0	0	0	155	0	0	0	1
115	0	0	0	1	156	1	1	1	1
116	0	0	1	1	157	0	0	0	0

Table C-1. (Continued)

Outputs					Outputs						
Address	<u>D0</u>	<u>D1</u>	D2	<u>D3</u>		Address	<u>D0</u>	<u>D1</u>	<u>D2</u>	<u>D3</u>	
158	0	0	0	1		199	1	0	0	1	
159	0	0	0	0		200	0	0	0	0	
160	0	0	0	1		201	0	0	0	1	
161	0	0	1	0		202	0	0	0	0	
162	0	0	0	0		203	0	0	0	1	
163	0	0	0	1		204	1	0	0	1	
164	1	1	1	1		205	0	0	0	0	
165	0	0	0	0		206	0	0	0	1	
166	0	0	0	1		207	1	1	1	1	
167	1	0	1	0		208	0	0	0	0	
168	0	0	0	0		209	0	0	0	1	
169	0	0	0	1		210	0	0	0	0	
170	0	0	0	0		211	0	0	0	1	
171	0	0	0	1		212	1	1	1	1	
172	1	0	1	0		213	0	0	0	O	
173	0	0	0	0		214	0	0	0	1	
174	0	0	0	1		215	1	0	0	0	
175	1	0	1	0		216	0	0	0	0	
176	0	0	0	0		217	0	0	0	1	
177	0	0	0	1		218	0	0	0	0	
178	0	0	0	0		219	0	0	0	1	
179	0	0	0	1		220	0	0	1	0	
180	0	0	1	0		221	0	0	0	0	
181	0	0	0	0		222	0	0	0	1	
182	0	0	0	1		223	1	0	0	0	
183	1	1	1	1		224	0	0	0	0	
184	0	0	0	0		225	0	0	0	1	
185	0	0	0	1		226	0	0	0	0	
186	0	0	0	0		227	0	0	0	1	
187	0	0	0	1		228	1	0	0	0	
188	1	1	1	1		229	0	0	0	1	
189	0	0	0	0		230	0	0	0	1	
190	0	0	0	1		231	1	1		0	
191	1	0	0	1		232	0	0	0	1	
192	0	0	0	0		233	0	0			
193	0	0	0	1		234	0	0	0	0	
194	0	0	0	0		235	0	0	0	0	
195	0	0	0	1		236	0		0	0	
196	0	0	1	0		237	0	0	_	1	
197	0	0	0	0		238	0	0	0	1	
198	0	0	0	1		239	1	1	1		

Table C-1. (Concluded)

						Out	puts		
	Out	puts			Address	<u>D0</u>	<u>D1</u>	<u>D2</u>	
Address	<u>D0</u>	<u>D1</u>	<u>D2</u>	<u>D3</u>	Address				
240	0	0	0	0	248 249	0	0	0	
241	0	0	0	1	250	ŏ	0	0	
242 243	0	0	0	0	251	0	0	0	
244	0	0	1	1	252 253	0	0	0	
245	0	0	0	0	254	0	0	0	
246 247	ŏ	Ö	1	0	255	U	·		

Table C-2. MULTIPLEXER, IC (51) (Revised)

Enable Line for True Data Times

	Out	puts				Out	puts			
Address	<u>D0</u>	<u>D1</u>	<u>D2</u>	<u>D3</u>	Address	<u>D0</u>	<u>D1</u>	<u>D2</u>	<u>D3</u>	
0	1	1	1	1	39	0	0	1	1	
1	1	1	1	1	40	0	1	0	1	
2	ī	ī	1	1	41	0	0	0	1	
3	ī	1	1	1	42	0	0	1	1	
4	ī	ī	1	1	43	0	0	0	1	
5	ī	1	1	1	44	0	0	1	1	
6	1	1	1	1	45	0	0	0	1	
7	1	1	1	ī	46	0	0	1	1	
8	1	1	ī	1	47	0	0	0	1	
9	1	1	1	1	48	0	0	1	1	
10	1	i	ī	ī	49	0	0	0	1	
11	ī	1	1	1	50	0	0	1	1	
12	0	0	0	1	51	0	0	0	1	
13	0	0	1	1	52	0	0	1	1	
14	0	1	0	1	53	0	1	0	1	
15	0	0	0	1	54	0	0	0	1	
16	0	0	1	1	55	0	0	1	1	
17	0	0	0	1	56	0	0	0	1	
18	0	0	1	1	57	0	0	1	1	
19	0	0	0	1	58	0	0	0	1	
20	0	0	1	1	59	0	0	1	1	
21	0	0	0	1	60	0	0	0	1	
22	0	0	1	1	61	0	0	1	1	
23	0	0	0	1	62	0	0	0	1	
24	0	0	1	1	63	0	0	1	1	
25	0	1	0	1	64	0	1	0	1	
26	0	0	0	1	65	0	0	0	1	
27	0	0	1	1	66	0	0	1	1	
28	0	0	0	1	67	0	0	0	1	
29	0	0	1	1	68	0	0	1	1	
30	0	0	0	1	69	0	0	0	1	
31	0	0	1	1	70	0	0	1	1	
32	0	0	0	1	71	1	1	1	1	
33	0	0	1	1	72	0	0	0	1	
34	0	0	0	1	73	0	0	1	1	
35	0	0	1	1	74	1	1	1	1	
36	0	0	0	1	75	0	0	0	1	
37	0	0	1	1	76	0	0	1	1	
38	0	0	0	1	77	0	0	0	1	

Table C-2. (Continued)

	0					Out	out 8		
		puts			Address	DO	<u>D1</u>	<u>D2</u>	<u>D3</u>
Address	DO	D1	<u>D2</u>	<u>D3</u>	-				ſ
78	0	0	1	1	119	1	1	1	1
79	0	1	0	1	120	0	0	1	1
80	0	0	0	1	121	0	0	Ô	1
81	0	0	1	1	122 123	0	Ö	i	1
82	1	1	1	1	123	1	ĭ	ī	1
83	0	0	0	1	125	Ô	ō	0	1
84	0	0	1	1	126	0	0	1	1
85	0	0	0	1	127	0	1	0	1
86	0	0	1	1	128	0	0	0	1
87	1	1	1	1	129	0	0	1	1
88	0	0	0	1	130	0	0	0	1
89	0	0	1	1	131	0	0	1	1
90	1	1	1	1	132	1	1	1	1
91	0	0	0	1	133	0	0	0	1
92	0	0	1	1	134	0	0	1	1
93	0	0	0	1	135	1	1	1	1
94	0	0	0	1	136	0	0	0	1
95	0	1	0	1	137	0	0	1	1
96	0	0	1	1	138	0	0	0	1
97	0	0	1	1	139	0	0	1	1
98	1	0	0	1	140	1	1	1	1
99	0	0	1	î	141	0	0	1	1
100 101	0	0	0	1	142	0	1	0	1
101	0	0	1	1	143	0	0	0	î
102	1	1	ī	1	144	0	0		i
104	0	0	0	1	145	0			î
105	0	0	1	1	146 147	0			1
106	ī	1	1	1	147	1	_		1
107	0	0	0	1	148	0			
108	0	0	1	1	150	0		-	
109	0	0	0	1	151	C			1
110	0	0		1	152	Č			1
111	0		0		153	ì		1	
112	0				154	(0	
113	0				155) 1	
114	0				156		_	1 1	
115	0		_		157			0 () 1
116	0				158				1 1
117	(159		0	0	0 1
118	() 0	1	1					

Table C-2. (Continued)

	Out	puts					<u>O</u> 1	<u>ut pu</u>	t s			
Address	DO	<u>D1</u>	D2	<u> </u>	3	Addres	<u>s</u> <u>D</u>	0 1	01	<u>D2</u>	<u>D3</u>	
Address						201	0) (0	1	1	
160	0	0	1	1		202	0) (0	0	1	
161	0	1	0	1		203	0) (0	1	1	
162	0	0	0		1	204]	1	1	1	1	
163	0	0	1		1	205	(0	0	0	1	
164	1	1	1		1	206		0	0	1	1	
165	0	0	0		1	207		1	1	1	1	
166	0	0	1		1	208		0	0	0	1	
167	1	1	1		1	209		0	0	1	1	
168	0	0	0		1	210		0	0	0	1	
169	0	0	1		1	211		0	0	1	1	
170	0	0	C		1	212		1	1	1	1	
171	0	0	1		1	213		0	0	0	1	
172	1	1	1		1	214		0	0	1		1
173	0	0)	1	215		1	1	1		1
174	0	0		1	1	216		0	0	0		1
175	1	1		1	1	217		0	0	1		1
176	0	0		0	1	218		0	0	0		1
177	0	0		1	1	219		0	0	1		1
178	0	0		0	1	220		0	1	0		1
179	0	0		1	1	221		0	0	0		1
180	0			0	1	222		0	0	1		1
181	0			0	1	223	,	1	1	1		1
182	0			1	1	224		0	0	(1
183	1			1	1	225	,	0	0	1		1
184	0			0	1	226	,	0	0		0	1
185	C			1	1	227	7	0	0		1	1
186	(0	0	1	228		1	1		1	1
187			0	1	1	229		0	0		0	1
188		•	1	0	1	23		0	C		1	1
189		_	0	1	1	23		1	1	•	1	1
190		_	0	1	î	23		0	(0	1
191		-	0	0	1	23		0)	1	1
192		_	0	1	1		4	0		0	0	1
193		0	0	Ô	î	23		0		0	1	1
194		_	0	1	1	23		0		1	0	1
195		0	1	0	1	23		0		0	1	1
196		0	0	0	i		38	0		0	1	1
197		0	0	1	1		39	1		1	0	1
198		0	1	1	1		40	0		0	1	1
199		0	0	0	i	2	41	0)	U	7	
200		U	0	0	-							

Table C-2. (Concluded)

						Out	puts		
Addross	Out DO	Dl Dl	D2	D3	Address	<u>D0</u>	<u>D1</u>	<u>D2</u>	<u>D3</u>
242 243 244 245 246	0 0 1 0 0	0 0 1 0 0	0 1 1 0 1	1 1 1 1	249 250 251 252 253	0 0 0 0 0	0 0 0 0 0 1	1 0 1 0 1	1 1 1 1 1
247 248	1 0	1 0	1	1	254 255	1	1	i	î

Table C-3. MULTIPLEXER, IC (39)
Enable Line for Stuff Opportunity Times

						Out	puts			
	Out	puts					21	D2	D3	
Address	DO	<u>D1</u>	D2	D3	Address	<u>D0</u>	<u>D1</u>	<u>D2</u>	<u> </u>	
Mudress	20				39	1	1	1	1	
0	1	1	1	1	40	1	1	1	1	
1	1	1	1	1	41	1	1	1	1	
2	1	1	1	1	42	1	1	1	1	
3	1	1	1	1	43	1	1	1	1	
4	1	1	1	1	44	1	1	1	1	
5	1	1	1	1	45	1	1	1	1	
6	1	1	1	1	46	1	1	1	1	
7	1	1	1	î	47	1	1	1	1	
8	1	1	î	1	48	1	1	1	1	
. 9 . 10	1	1	1	1	49	1	1	1	1	
. 10	1	1	1	1	50	1	1	1	î	
12	1	1	1	1	51	1	1	î	ī	
13	1	1	1	1	52 53	1	1	î	1	
14	1	1	1	1	54	1	î	1	1	
15	1	1	1	1	55	î	ī	1	1	
16	1	1	1	1	56	ī	1	1	1	
17	1	1	1	1	57	1	1		1	
18	1	1	1	1	58	1	1	1		
19	1	1	1	1	59	1	1			
20	1	1	1	1	60	1				
21	1	1	1	1	61	1				
22	1	1			62	1		1		
23	1				63	1			1 1 1	
24	1	_	- T		64			-	1 1	
25 26	1				65		-	-	1 1	
27	1				66		-	-		i
28	î				67 68		1	î		1
29	1		1		69		î	1	1	1
30	1		1	1	70		i	1		1
31	1	. 1		1 1	71		î	1		1
32	1		_	1 1	72		1	1		1
33				1 1	73		1	1	1	1
34			_	1 1	74		1	1	1	1
35			-	1 1	75		1	1	1	1
36			1	1 1	76		1	1	1	1
37		1	1	1 1	77		1	1	1	1
38		1	7							

Table C-3. (Continued)

	Out	put <u>s</u>				Out	puts		
		D1	D2	D3	Address	DO	<u>D1</u>	<u>D2</u>	<u>D3</u>
Address	DO	<u>D1</u>			119	1	1	1	1
78	1	1	1	1	120	î	1	1	1
79	1	1	1	1	120	î	ī	1	1
80	1	1	1	1	122	ī	1	1	1
81	1	1	1	1	123	1	1	1	1
82	1	1	1	1	124	1	1	1	1
83	1	1	1	1	125	1	1	1	1
84	1	1	1	1	126	1	1	1	1
85	1	1	1	1	127	1	1	1	1
86	1	1	1	1	128	1	1	1	1
87	1	1	1	1	129	1	1	1	1
88	1	1	1	1	130	1	1	1	1
89	1	1	1	1	131	1	1	1	1
90	1	1	1	1	132	1	1	1	1
91	1	1	1	1	133	1	1	1	1
92	1	1	1	1	134	1	1	1	1
93	1	1	1	1	135	1	1	1	1
94	1	1	1	1	136	1	1	1	1
95	. 1	1	1	1	137	1	1	1	1
96	1	1	1	1	138	1	1	1	1
97	1	1	1	1	139	1	1	1	1
98	1	1	1	1	140	1	1	1	1
99	1	1	1	1	141	1	1	1	1
100	1	1	1	1	142	1	1	1	1
101	1	1		1	143	1	1	1	1
102	1			1	144	1	1	1	1
103	1				145	1	1	1	1
104	1				146	1	1	1	1
105	1				147	1	1	1	1
106	1				148	1	1	1	1
107	1				149	1	1	1	1
108	1				150	1		1	
109	1				151	1			
110				1 1	152	1			
111					153	1			
112				_	154	1			
113		-	_	-	155	1			
114		-	_	1 1	156	1			
115			-	•	157	1			
116		_	-	-	158	1			1
117		1	1	1 1 1	159	1	1 1		1
118		1	1	1 1					

Table C-3. (Continued)

	Out	puts				Out	puts		
Address	DO	Dl	D2	D3	Address	<u>D0</u>	<u>D1</u>	<u>D2</u>	<u>D3</u>
160	1	1	1	1	201	1	1	1	1
161	1	i	i	1	202	1	1	1	1
162	1	î	i	1	203	1	1	1	1
163	1	î	1	1	204	1	1	1	1
164	1	i	ī	1	205	1	1	1	1
165	1	î	1	1	206	1	1	1	1
166	1	î	i	1	207	1	1	1	1
167	i	1	i	1	208	1	1	1	1
168	1	i	ī	1	209	1	1	1	1
169	1	i	ī	1	210	1	1	1	1
170	1	i	1	1	211	1	1	1	1
171	i	i	1	1	212	1	1	1	1
171	1	1	1	1	213	1	1	1	1
173	1	ī	1	1	214	1	1	1	1
174	1	1	1	1	215	1	1	1	1
175	î	ī	1	1	216	1	1	1	1
176	î	ī	1	1	217	1	1	1	1
177	î	1	1	1	218	1	1	1	1
178	1	ī	1	1	219	1	1	1	1
179	î	ī	1	1	220	1	1	1	1
180	i	1	1	1	221	1	1	1	1
181	i	ī	1	1	222	1	1	1	1
182	ī	1	1	1	223	1	1	1	
183	1	1	1	1	224	1	1	1	1
184	1	1	1	1	225	1	1	1	1
185	1	1	1	1	226	1	1	1	1
186	1	1	1	1	227	1	1	1	1
187	1	1	1	1	228	1	1	1	1
188	1	1	1	1	229	1	1	1	1
189	1	1	1	1	230	1	1	1	1
190	1	1	1	1	231	1	1	1	1
191	1	1	1	1	232	1	1	1	1
192	1	1	1	1	233	1		1	
193	1	1	1	1	234	1			
194	1	1	1	1	235	1			
195	1	1	1	1	236	1			
196	1	1	1		237	1			
197	1	. 1	1		238	1			
198	1	1	1		239	1			
199	1	1			240				
200	1	. 1	. 1	1	241				

Table C-3. (Continue)

						Outputs							
	Out	puts			Address	<u>D0</u>	<u>D1</u>	D2	D3				
Address	<u>DO</u>	<u>D1</u>	<u>D2</u>	<u>D3</u>	Address				,				
	,	1	1	1	249	1	1	1	1				
242	Ţ			•	250	1	1	1					
243	1	1	1	1	251	1	1	1	1				
244	1	1	0	1	252	1	1	1	1				
245	1	1	1	1	253	1	1	1	1				
246	1	1	1	1	254	1	0	1	1				
247	1	1	1	0	255	0	1	1	1				
248	1	1	1	1	200								

Table C-4. DEMULTIPLEXER, IC (27)

Enable Line for True Data Except Stuff Opportunity Times

	Out	puts				Out	puts		
<u>Address</u>	<u>D0</u>	<u>D1</u>	<u>D2</u>	<u>D3</u>	<u>Address</u>	<u>D0</u>	<u>D1</u>	<u>D2</u>	<u>D3</u>
0	0	0	0	0	38	1	0	0	0
1	0	0	0	0	39	0	1	0	0
2	0	0	0	0	40	0	0	1	0
3	0	0	0	0	41	1	0	0	0
4	0	0	0	0	42	0	1	0	0
5	0	0	0	0	43	1	0	0	0
6	0	0	0	0	44	0	1	0	0
7	0	0	0	0	45	1	0	0	0
8	0	0	0	0	46	0	1	0	0
9	0	0	0	0	47	1	0	0	0
10	0	0	0	0	48	0	1	0	0
11	0	0	0	0	49	1	0	0	0
12	1	0	0	0	50	0	1	0	0
13	0	1	0	0	51	1	0	0	0
14	0	0	1	0	52	0	1	0	0
15	1	0	0	0	53	0	0	1	0
16	0	1	0	0	54	1	0	0	0
17	1	0	0	0	55	0	1	0	0
18	0	1	0	0	56	1	0	0	0
19	1	0	0	0	57	0	1	0	0
20	0	1	0	0	58	1	0	0	0
21	1	0	0	0	59	0	1	0	0
22	0	1	0	0	60	1	0	0	0
23	1	0	0	0	61	0	1	0	0
24	0	1	0	0	62	1	0	0	0
25	0	0	1	0	63	0	1	0	0
26	1	0	0	0	64	0	0	1	0
27	0	1	0	0	65	1	0	0	0
28	1	0	0	0	66	0	1	0	0
29	0	1	0	0	67	1	0	0	0
30	1	0	0	0	68	0	1	0	0
31	0	1	0	0	69	1	0	0	0
32	1	0	0	0	70	0	1	0	0
33	0	1	0	0	71	0	0	0	0
34	1	0	0	0	72	1	0	0	0
35	0	1	0	0	73	0	1	0	0
36	1	0	0	0	74	0	0	0	0
37	0	1	0	0	75	1	0	0	0

Table C-4. (Continued)

	puts						Outr	outs					
					D3			Address	DO	<u>D1</u>	D2	<u>D3</u>	
Addre	15.5	DO	<u>D1</u>	D2	03					0	0	0	
76		0	1	0	0			117 118	1	1	0	Ö	
77		1	0	0	0			119	0	Ô	0	0	
78		0	1	0	0			120	1	0	0	0	
79		0	0	1	0			121	ō	1	0	0	
80		1	0	0	0			122	1	0	0	0	
8	1	0	1	0	0			123	0	1	0	0	
8:		0	0	0	0			124	0	0	0	0	
- 8:		1	0	0	0			125	1	0	0	0	
8		0	1	0	0			126	0	1	0	0	
8		1	0	0	0			127	0	0	1	0.	
8		0	1	0	0		(128	1	0	0	0	
	7	0	0	0	0			129	0	1	0	0	
	8	1	0	0	0			130	1	0	0	0	
	19	0	1	0	0			131	0	1	0	0	
	0	0	0	0	0			132	0	0	0	0	
)1	1	1	0	o			133	1	0	0	0	
	2	0	0	0	0			134	0	1	0	0	
	93	0	1	0	o			135	0	0	0	0	
	95	0	o	1	0			136	1	0	0	0	
	96	1	0	0	0			137	0	1	0	0	
	97	ō	1	0	0			138	1 0	1	0	0	
	98	0	0	0	0			139	0	0	ő		
	99	1	0	0	0			140 141	1	Ö	ő		
	00	0	1	0	0			141	0	1	ő		
	01	1	0	0	_			142	Ö	ō	1		
	02	0	1	0				144	1	0			
	03	0	0					145	ō	1			
	04	1	0					146	1	0	. 0		
1	05	0	1					147	0				
	06	0						148	0	0			
	107	1						149	1	C) (
	108	0						150	0) (
	109	1			0			151	1				0
	110	0			0 0			152	C				0
	111	0			0 0			153	(0
	112	1			0 0			154			_		0
	113	(0 0			155			-	0	0
	114	1		_	0 0			156		_		0	0
	115				0			157		1	0	0	U
	116		,	U	•								

Table C-4. (Continued)

								0				
	Out	puts						Out	DULB			
Address	D0	<u>D1</u>	D2	2 <u>D</u>	<u>3</u>	Addı	ess	<u>D0</u>	<u>D1</u>	<u>D2</u>	<u>D3</u>	
Address	==					19	99	0	0	0	0	
158	0	1	0	0			00	1	0	0	0	
159	1	0	0	(2	01	0	1	0	0	
160	0	1	0	(02	1	0	0	0	
161	0	0	1)		03	0	1	0	0	
162	1	0	0		0		04	0	0	0	0	
163	0	1	0		0		:05	1	0	0	0	
164	0	0	0		0		206	0	1	0	0	
165	1	0	0		0		207	0	0	0	0	
166	0	1	0		0		208	1	0	0	0	
167	0	0	C		0		209	0	1	0	0	
168	1	0	(0		210	1	0	0	0	
169	0	1	(0		211	0	1	0	0	
170	1	0		0	0		212	0	0	0	0	
171	0	1		0	0		213	1	0	0		
172	0	0		0	0		214	0	1	0		ó
173	1	0		0	0		215	0	0	0		0
174	0	1		_	0		216	1	0	0		0
175	0	0		0	0		217	0	1 0	0		0
176	1	0		0	Ö		218	1	1			0
177	0	1		0	Ö		219	0	0			0
178	1	1		0	Ö		220	0	_		-	0
179	0)	1	Ö		221	_			ò	0
180	0)	0	0		222	0	_		0	0
181	1		1	0	Ö		223	1			0	0
182	0		0	0	Ö		224	0			0	0
183	C		0	0	0		225	1			0	0
184	1		1	Ö	0		226 227	(0	0
185			0	Ö	Ö		228				0	0
186)	1	0	0		229			0	0	0
187		0	0	ŏ	0		230		_	1	0	0
18 8 189		1	0	0	0		231			0	0	0
190		0	1	0	0		232		1	0	0	0
190		0	ō	0	0		233		ō	1	0	0
191	•	1	0	0	0		234		1	0	0	0
192		0	1	0	0		235		ō	1	0	0
193		1	0	0	0		236		0	0	1	0
192		ō	1	0	0		237		1	0	0	0
19		0	0	1	0		238		ō	1	0	0
19		1	0	0	0		239		0	0	0	0
19		0	1	0	0		237					

Table C-4. (Concluded)

						Out	puts		
	Out	put s			Addunce	D0	D1	D2	D3
Address	DO	DI	D2	<u>D3</u>	Address	24			^
DESCRIPTION OF					248	1	0	0	0
240	1	0	0	0	249	0	1	0	0
241	0	1	0	0	250	1	0	0	0
242	1	0	0	0	251	0	1	0	0
243	0	1	0	0	252	1	0	0	0
244	0	0	0	0	253	0	1	0	0
245	1	0	0	0	254	0	0	0	0
	o	1	0	0	255	0	0	0	0
246 247	0	0	0	0	200				

Table C-5. DEMULTIPLEXER, IC (50) (Revision 2)
"10" Detect

	Out	put					<u>Out</u>	put		
Address	<u>D0</u>	<u>D1</u>	<u>D2</u>	<u>D3</u>		Address	<u>D0</u>	<u>D1</u>	<u>D2</u>	<u>D3</u>
0	0	0	0	0		39	0	0	0	0
1	o	0	0	0		40	0	0	0	0
2	ŏ	Ö	0	Ö		41	0	0	0	0
3	0	0	0	0		42	0	0	0	0
4	0	0	0	0		43	0	0	0	0
5	0	0	0	0		44	0	0	0	0
6	0	0	0	0		45	0	0	0	0
7	0	Ö	0	1		46	0	0	0	0
8	Ō	0	1	0		47	0	0	0	0
9	0	1	0	0		48	0	0	0	0
10	1	0	0	0		49	0	0	0	0
11	0	0	0	0		50	0	0	0	0
12	0	0	0	0		51	0	0	0	0
13	Ō	0	0	0		52	0	0	0	0
14	0	0	0	0		53	0	0	0	0
15	0	0	0	0		54	0	0	0	0
16	0	0	0	0		55	0	0	0	0
17	0	0	0	0		56	0	0	0	0
18	0	0	0	0		57	0	0	0	0
19	0	0	0	0		58	0	0	0	0
20	0	0	0	0		59	0	0	0	0
21	0	0	0	0		60	0	0	0	0
22	0	0	0	0		61	0	0	0	0
23	0	0	0	0		62	0	0	0	0
24	0	0	0	0		63	0	0	0	0
25	0	0	0	0		64	0	0	0	0
26	0	0	0	0		65	0	0	0	0
27	0	0	0	0		66	0	0	0	0
28	0	0	0	0		67	0	0	0	0
29	0	0	0	0		68	0	0	0	0
30	0	0	0	0		69	0	0	0	0
31	0	0	0	0		70	0	0	0	0
32	0	0	0	0		71	0	0	0	0
33	0	0	0	0		72	0	0	0	0
34	0	0	0	0		73	0	0	0	0
35	0	0	0	0		74	0	0	0	0
36	0	0	0	0		75	0	0	0	0
37	0	0	0	0		76	0	0	0	0
38	0	0	0	0		77	0	0	U	U

Table C-5. (Continued)

Address DO D1 D2 D3												
Address DO D1 D2 D3 78 0 <t< td=""><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>Out</td><td>put</td><td></td><td></td><td></td></t<>								Out	put			
Address DO D1 D2 D3 78 0 <t< td=""><td></td><td>Output</td><td></td><td></td><td></td><td></td><td>Address</td><td>D0</td><td><u>D1</u></td><td><u>D2</u></td><td><u>D3</u></td><td></td></t<>		Output					Address	D0	<u>D1</u>	<u>D2</u>	<u>D3</u>	
78	Address	DO D1	D2	<u>D3</u>						0	0	
78 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	Rudicos			^								
79 0 0 0 0 0 0 0 122 0 0 0 0 0 123 0 0 0 0 0 0 124 0 0 0 0 0 0 0 125 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0		-										
80							121				0	
81		-									0	
82							123					
83		-									0	
84		•										
86		-							0			
86		-		0						_		
88		•					129		-			
89		-					130			-		
90 0 0 0 0 0 132 0 0 0 0 191 0 0 0 0 0 192 0 0 0 0 0 133 0 0 0 0 0 0 192 0 0 0 0 0 135 0 0 0 0 0 136 0 0 0 0 0 137 0 0 0 0 0 137 0 0 0 0 0 138 0 0 0 0 0 138 0 0 0 0 0 138 0 0 0 0 0 138 0 0 0 0 0 138 0 0 0 0 0 138 0 0 0 0 0 139 0 0 0 0 0 140 0 0 0 0 141 0 0 0 0 0 141 0 0 0 0 0 144 0 0 0 0 0 0 144 0 0 0 0 0 0 144 0 0 0 0 0 0 0 144 0 0 0 0 0 0 0 0 144 0 0 0 0 0 0 0 0 0 0 0 0							131					
91 0 0 0 0 0 0 133 0 0 0 0 0 0 0 0 0 0 0 0		•	-				132					
92			_									
93												0
94		_	-						-			
95			-				136				0	0
96		-								0		
97		-							-	0		
98		-	-						0	-	-	
100 0 0 0 0 0 142 0 0 0 0 101 101 0 0 0 0 0 143 0 0 0 0 0 102 0 0 0 0 0 144 0 0 0 0 0 103 0 0 0 0 104 0 0 0 0 0 145 0 0 0 0 1105 0 0 0 0 0 0 146 0 0 0 0 147 0 0 0 0 0 106 0 0 0 0 0 148 0 0 0 0 0 148 0 0 0 0 0 148 0 0 0 0 0 107 0 0 0 0 0 0 150 0 0 0 0 0 150 0 0 0 0 0			-							-		
100			-						0			
101			-	0 0			143			-		0
103				0 0			144					
104 0 0 0 0 0 146 0 0 0 0 10105 0 0 0 0 0 147 0 0 0 0 0 0 106 0 0 0 0 0 148 0 0 0 0 0 0 149 0 0 0 0 0 0 150 0 0 0 0 151 0 0 0 0 0 0			0	-								
105 0 0 0 0 147 0 0 0 0 10106 0 0 0 148 0 0 0 0 0 0 107 0 0 0 0 0 149 0 0 0 0 0 0 150 0 0 0 0 0 151 0 0 0 0 0			0	-			146	5				
106 0 0 0 0 148 0 0 0 0 10107 0 0 0 0 0 149 0 0 0 0 0 108 0 0 0 0 0 150 0 0 0 0 151 0 0 0 0 0 0 110 0 0 0												
107 0 0 0 0 0 149 0 0 0 0 108 0 0 0 0 150 0 0 0 0 0 151 0 0 0 0 0 0 151 0 0 0 0				-								
$\begin{array}{cccccccccccccccccccccccccccccccccccc$		7 0		-								0
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	10	8 0										0
110 0 0 0 0 0 153 0 0 0 0 111 0 0 0 0 0		-		_							0	0
111 0 0 0 0		•					15	12	0	0		0
		-								0		0
112									0	0	0	0
113 0 0 0 0		-					1	56				
114 0 0 0 0 0					0							-
115 0 0 0 0							1	58			0	1
117 0 0 0 0				0	0		1	59	0	0	0	
118 0 0 0 0				0	0							

Table C-5. (Continued)

								0	put			
	Out	put						001				
			***		3		Address	<u>D0</u>	<u>D1</u>	<u>D2</u>	<u>D3</u>	3
Address	DO	<u>D1</u>	<u>D2</u>	ַטַ	2		201	0	0	0	0	
160	0	0	0	0			202	0	0	0	0	
161	0	0	0	0			203	0	0	0	0	
162	0	0	0	C			204	0	0	0	0	
163	0	0	0	(205	0	0	0	0	
164	0	0	0)		206	0	0	0	0	
165	0	0	0)		207	0	0	0	0	
166	0	0	0		0		208	0	0	0		
167	0	0	0		0		209	0	0	0	(
168	0	0	0		0		210	0	0	0		0
169	0	0	0		0		211	0	0	0		0
170	0	0	0		0		212	0	0			0
171	0	0	0		0		213	0	0	_		0
172	0	0)	0		214	0	_			0
173	0	0		0	0		215	0				0
174	0	0		0	0		216	0)	0
175	0	0		0	0		217	0			0	0
176	0	0		0	0		218	0		•	0	0
177	0	-		0	0		219	9			0	0
178	0			0	0		220			•	0	0
179	0			0	0		221		•	•	0	0
180	0			0	0		222		0	0	0	0
181	0)	0	0		223		-	0	0	0
182	0)	0	0		224		0	0	ō	0
183	9		0	0	0		225		0	0	0	0
184	9	•	0	0	0		226		0	0	0	0
185			0	0	0		227		0	0	o	0
186			0	0	o		228 229		0	0	0	0
187		_	0	0	0		230		0	0	0	0
188		_	0	0	0		230		Ö	Ö	0	0
189		0	0	0	0		231		Ö	0	0	0
190		0	0	o	0		232		0	0	0	0
191		0	0	0	0		23.		ŏ	0	0	0
192		0	0	0	0		23		0	0	0	0
193 194		0	0	0	0		23		0	0	0	0
		0	0	0	0		23		0	0	0	0
195		0	0	0	0		23		ŏ	0	0	0
190 19		0	0	0	0		23		0	0	0	0
		0	0	0	0		24		0	0	0	0
19 19		0	Ö	0	0		24		0	0	0	0
20		0	0	0	0							

Table C-5. (Concluded)

						Out	put		
	Out	put			Address	<u>D0</u>	<u>D1</u>	<u>D2</u>	<u>D3</u>
Address	<u>DO</u>	<u>D1</u>	<u>D2</u>	<u>D3</u>	<u>249</u>	C	0	0	0
242 243	0	0	0	0	250 251	0 0 0	0	0 0 0	0 0 0
244 245	0	0 0 0	0	0	252 253 254	0	0	0	0
246 247 248	0 0 0	0	0	0	255	0	0	0	0

Table C-6. DEMULTIPLEXER, IC (51)
Enable Line For Stuff Opportunity Times

	Out	puts				Out	puts		
Address	<u>D0</u>	<u>D1</u>	<u>D2</u>	<u>D3</u>	Address	<u>D0</u>	<u>D1</u>	<u>D2</u>	<u>D3</u>
0	0	0	0	0	39	0	0	0	0
1	0	0	0	0	40	0	0	0	0
2	0	0	0	0	41	0	0	0	0
3	0	0	0	0	42	0	0	0	0
4	0	0	0	0	43	0	0	0	0
5	0	0	0	0	44	- 0	0	0	0
6	0	0	0	0	45	0	0	0	0
7	0	0	0	0	46	0	0	0	0
8	0	0	0	0	47	0	0	0	0
9	0	0	0	0	48	0	0	0	0
10	0	0	0	0	49	0	0	0	0
11	0	0	0	0	50	0	0	0	0
12	0	0	0	0	51	0	0	0	0
13	0	0	0	0	52 53	0	0	0	0
14	0	0	0	0		0	0	0	0
15	0	0	0	0	54 55	0	0	0	0
16	0	0	0	0	56	0	0	0	0
17	0	0	0	0	57	0	0	0	0
18	0	0	0	0	58	0	0	0	0
19	0	0	0	0	59	0	0	0	o
20	0	0	0	0	60	0	0	0	0
21	0	0	0	0	61	0	0	0	o
22	0	0	0	0	62	0	0	o	Ö
23	0	0	0	0	63	0	0	0	0
24 25	0	0	0	0	64	0	0	o	o
26	0	0	0	0	65	0	0	0	0
27	0	0	0	0	66	o	0	0	0
28	0	0	0	0	67	0	0	0	0
29	0	0	o	o	68	0	0	0	0
30	0	Ö	Ö	0	69	0	0	0	0
31	0	o	0	0	70	0	0	0	0
32	0	0	0	0	71	0	0	0	0
33	0	0	ŏ	0	72	0	0	0	0
34	Ö	0	ŏ	Ö	73	0	0	0	0
35	Ö	0	0	0	74	0	0	0	0
36	o	0	Ö	0	75	0	0	0	0
37	ŏ	ő	ŏ	0	76	0	0	0	0
38	Ö	Ö	0	0	77	0	0	0	0

Table C-6. (Continued)

	0+	nute						Out	puts			
		puts D1	<u>D2</u>	D.	3		Address	DO	<u>D1</u>	<u>D2</u>	<u>D3</u>	3_
Address	<u>D0</u>	<u>D1</u>	2-		-		119	0	0	0	0	
78	0	0	0	0			120	0	0	0	0	
79	0	0	0	0			121	0	0	0	0	
80	0	0	0	0			122	0	0	0	0	
81	0	0	0	0			123	0	0	0	0	
82	0	0	0	0			124	0	0	0	0	
83	0	0	0	(125	0	0	0	C	
84	0	0	0	(1 26	0	0	0	Č	
85	0	0	0	ò			127	0	0	0	(
86	0	0	0)		128	0	0	0		Ó
87	0	0	0		0		129	0	0	ő		0
88	0	0	0		0		130 131	0	0	0		0
89 90	0	0	0		0		131	ő	0	0		0
90	0	0	0		0		133	ō	0	0		0
92	0	0	0		0		134	0	0	C		0
93	0	0	0		0		135	0	0			0
94	0		0		0		136	0	0)	0
95	0	0	0		0		137	0	0)	0
96	0				0		138	0	0)	0
97	0				0		139	0			0	0
98	0)	0		140	0			0 0	0
99	C)	0		141	0		•	0	0
100	(•	-	0	0		142	0		0	0	0
101		_	•	0	0		143	(0	0	0
102		-		0	0		144 145		•	0	0	0
103		•		0	0		145		,	Ö	0	0
104			0	0	0		140			0	0	0
105 106		0	0	0	0		148		0	0	0	0
100		0	0	0	0		149		0	0	0	0
108		0	0	0	0		150		0	0	0	0
109		0	0	0	0		151		0	0	0	0
110		0	0	0	0		152		0	0	0	0
11		0	0	0	0		153		0	0	0	0
11		0	0	0	0		154		0	0	0	0
11	3	0	0	0	0		155		0	0	0	0
11	4	0	0	0	0		156		0	0	0	0
11		0	0	0	0		15		0	0	0	0
11		0	0	0	0		15		0	0	0	Ö
11		0	0	0	0		15	9	0	U	U	
1.1	8	0	U	U	0							

Table C-6. (Continued)

	0	puts					Out	put s		
	out	puts								
Address	<u>D0</u>	<u>D1</u>	<u>D2</u>	<u>D3</u>		Address	<u>D0</u>	<u>D1</u>	<u>D2</u>	<u>D3</u>
160	0	0	0	0		201	0	0	0	0
161	0	0	0	0		202	0	0	0	0
162	0	0	0	0		203	0	0	0	0
163	0	0	0	0		204	0	0	0	0
164	0	0	0	0		205	0	0	0	0
165	0	0	0	0		206	0	0	0	0
166	0	0	0	0		207	0	0	0	0
167	0	0	0	0		208	0	0	0	0
168	0	0	0	0		209	0	0	0	0
169	0	0	0	0		210	0	0	0	0
170	0	0	0	0		211	0	0	0	0
171	0	0	0	0		212	0	0	0	0
172	0	0	0	0		213	0	0	0	0
173	0	0	0	0		214	0	0	0	0
174	0	0	0	0		215	0	0	0	0
175	0	0	0	0		216	0	0	0	0
176	0	0	0	0		217	0	0	0	0
177	0	0	0	0		218	0	0	0	0
178	0	0	0	0		219	0	0	0	0
179	0	0	0	0		220	0	0	0	0
180	0	0	0	0		221	0	0	0	0
181	0	0	0	0		222	0	0	0	0
182	0	0	0	0		223	0	0	0	0
183	0	0	0	0		224	0	0	0	0
184	0	0	0	0		225	0	0	0	0
185	0	0	0	0		226	0	0	0	0
186	0	0	0	0		227	0	0	0	0
187	0	0	0	0		228	0	0	0	0
188	0	0	0	0		229	0	0	0	0
189	0	0	0	0		230	0	0	0	0
190	0	0	0	0		231	0	0	0	
191	0	0	0	0		232	0	0	0	0
192	0	0	0	0		233	0	0	0	0
193	0	0	0	0		234	0	0	0	0
194	0	0	0	0		235	0	0	0	0
195	0	0	0	0		236	0	0	0	0
196	0	0	0	0		237	0	0	0	0
197	0	0	0	0		238	0	0	0	0
198	0	0	0	0		239	0	0	0	0
199	0	0	0	0		240	0	0	0	0
200	0	0	0	0		241	U	U	U	U

Table C-6. (Concluded)

Outputs								<u>Outputs</u>							
	Address	DO	<u>D1</u>	<u>D2</u>	<u>D3</u>				Address	<u>D0</u>	<u>D1</u>	<u>D2</u>	<u>D3</u>		
	242	0	0	0	0				249	0	0	0	0		
	243	0	0	0	0				250	0	0	0	0		
	244	0	0	0	1				251	0	0	0	0		
	245	0	0	0	0				252	0	0	0	0		
	246	0	0	0	0				253	0	0	0	0		
	247	0	0	1	0				254	1	0	0	0		
	248	0	0	0	0				255	0	1	0	0		

Table C-7. DEMULTIPLEXER, IC (53)

Enable Line For Stuff Control Times

	Out	puts			Outputs					
					Address	DO	Dl	D2	D3	
Address	<u>D0</u>	<u>D1</u>	<u>D2</u>	<u>D3</u>				-		
0	0	0	0	0	40	0	0	0	0	
1	0	0	0	0	41	0	0	0	0	
2	0	0	0	Ö	42	0	0	0	0	
3	0	0	0	0	43	0	0	0	0	
4	ŏ	0	0	0	44	0	0	0	0	
5	Ö	Ö	0	Ö	45	0	0	0	0	
6	0	0	0	Ö	46	0	0	0	0	
7	Ö	0	0	0	47	0	0	0	0	
8	Ö	0	0	Ö	48	0	0	0	0	
9	0	0	0	0	49	0	0	0	0	
10	Ō	0	0	0	50	0	0	0	0	
11	0	0	0	0	51	0	0	0	0	
12	Õ	0	0	0	52	0	0	0	0	
13	0	0	0	0	53	0	0	0	0	
14	0	0	0	0	54	0	0	0	0	
15	0	0	0	0	55	0	0	0	0	
16	0	0	0	0	56	0	0	0	0	
17	0	0	0	0	57	0	0	0	0	
18	0	0	0	0	58	0	0	0	0	
19	0	0	0	0	59	0	0	0	0	
20	0	0	0	0	60	0	0	0	0	
21	0	0	0	0	61 62	0	0	0	0	
22	0	0	0	0	63	0	0	0	0	
23	0	0	0	0	64	0	0	0	0	
24	0	0	0	0	65	0	0	0	o	
25	0	0	0	0	66	0	0	0	ő	
26	0	0	0	0	67	0	0	0	0	
28	0	0	0	0	68	0	0	0	0	
29	0	0	0	0	69	0	0	0	0	
30	0	0	0	0	70	0	0	0	0	
31	0	0	0	0	71	0	0	0	0	
32	0	0	0	0	72	0	0	0	0	
33	0	0	0	0	73	0	0	0	0	
34	0	0	0	0	74	0	0	0	0	
35	0	0	0	0	75	0	0	0	0	
36	0	0	0	0	76	0	0	0	0	
37	0	0	0	0	77	0	0	0	0	
38 39	0	0	0	0	78	0	0	0	0	
27	U	U	U	U						

Table C-7. (Continued)

							<u>Ou</u>	tput	8		
	Out	tput	•			Address	D0	DI	D	<u>2</u> <u>r</u>)3
Address	DO	nl	D2	D	3				_	,	
				0		120	0	0	0		0
79	0	0	0	0		121	0	0	0		0
80	0	0	0	(122	0	0	0		0
81	0	0	0	(123	0	0	0		0
82	0	0	0			124	0	0			0
83	0	0	0		0	. 125	0	0			0
84	0	0	0		0	126	0				0
85	0	0	0		0	127	0			-	0
86	0	0	0		0	128	0			0	
87	0	0	0		0	129	0			0	0
88	0	0	0		0	130	0) (0	0
89	0	0			0	131	0			0	0
90	0	0	0		0	132	()	0	0	0
91	0		0		0	133	(0	0	0	0
92	0		0		0	134			0	0	0
93	0		0		0	135			0	0	0
94	() (1	0	136			0	0	0
95) ()	0	. 137		0	0	0	0
96) ()	0	138		0	0	0	0
97		-	0 ()	0	139		0	0	0	0
98		-)	0	140		0	0	0	1
99				0	0	141		0	0	0	0
100				0	0	142		0	0	0	0
101				0	0	143		0	0	0	0
101				0	0	144		0	0	0	0
		0		0	0	144		0	0	0	0
103		0	0	0	0			0	0	0	0
104		0	0	0	0	14		0	0	0	(
105		0	0	0	0	14		0	0	0	1
10		0	0	Ö	0	14		0	o	0	(
10			0	0	0	14		0	0	0	-
10		0	0	0	ō	15		0	0	0	-
10		0	0	0	0	15			0	0	
11		0		0	0	15		0	0	0	
11		0	0	0	0	15	3	0	0	0	
11		0	0	0	0		54	0	0	0	
11		0	0	0	0		55	0		0	
11		0	0		0		56	0	0	0	
	15	0	0	0	0		57	0	0		
	16	0	0	0			58	0	0	0	
	17	0	0	0	0		59	0	0	0	
	18	0	0	0		1	60	0	0	0	,
1	19	0	0	0	0						

Table C-7. (Continued)

	0						Out	outs			
Addances	DO DO	D1	D2	I	03	Address	<u>DO</u>	<u>D1</u>	<u>D2</u>	D	3
Address					0	202	0	0	0	0	
161	0	0	0		0	203	0	0	0	0	
162	0	0	0		0	204	0	1	0	0	
163	0	0	0			205	0	0	0	0	
164	0	0	0		0	206	0	0	0	(
165	0	0	0			207	0	0	0		
166	0	0	0		0	208	0	0	0		0
167	0	0	1		0	209	0	0	0		0
168	0	0	0		0	210	0	0	0		0
169	0	0	0		0	211	0	0	0		0
170	0	0	0		0	212	0	0	0		0
171	0	0	0		0	213	0	0	0		0
172	0	0	1		0	214	0	0	0		0
173	0	0	0		0	215	1	0	0		0
174	0	0	0		0	216	0	0	0		0
175	0	0	1		0	217	0	0	0		0
176	0	0	0		0	218	0	0	0		0
177	0	0	C		0	219	0	0	0		0
178	0	0	()	0	220	0	0	0		0
179	0	0	()	0	221	0	0	0		0
180	0	0	()	0	222	0	0	C)	0
181	0	0	(0	0	223	1	0	()	0
182	0	0		0	0	224	0	0	()	0
183	0	0		0	0	225	0	0	()	0
184	0	0		0	0	226	0	0	()	0
185	0	0)	0	0	227	0	0	(0	0
186	0	0)	0	0	228	1	0		0	0
187	() ()	0	0	229	0	0		0	0
188	0)	0	0	230	0			0	0
189	() ()	0	0	231	0	()	0	0
190	() (0	0	0	232	Ö			0	0
191			1	0	0	233	0)	0	0
192			0	0	0	234	0)	0	0
193			0	0	0	235	Č) ()	0	0
194			0	0	0	236	Č)	0	0
195		_	0	0	0	237			0	0	0
196			0	0	0	238			0	0	0
197		0	0	0	0	239			0	0	0
198		0	0	0	0	240		_	0	0	0
199		0	1	0	0	241		•	0	0	0
200		0	0	0	0	242		0	0	0	0
200					0						

Table C-7. (Concluded)

						Outputs							
	Out	puts		Address	DO	<u>D1</u>	<u>D2</u>	<u>D3</u>					
Address	<u>D0</u>	<u>D1</u>	<u>D2</u>	<u>D3</u>	250	0	0	0	0				
243 244	0	0	0	0	251 252	0	0	0	0				
245 246	0	0	0	0	253 254	0	0	0	0				
247 248	0	0	0	0	255	0	0	0	0				
249	0	0	0	0									

APPENDIX D

ANNEX A TO RECOMMENDATION G.703 DEFINITION OF THE HDB3 CODE

Coding of a binary signal into an $\mbox{HDB3}$ signal is done according to the following rules:

- 1. The HDB3 signal is pseudoternary; the three states are denoted as B+, B-, and O.
- Spaces in the binary signal are coded as spaces in the HDB3 signal. For strings of four spaces, however, special rules apply (see 4 below).
- 3. Marks in the binary signal are coded alternately as B+ and B- in the HDB3 signal (alternate mark inversion). Violations of the rule of alternate mark inversion are introduced when coding strings of four spaces (see 4 below).
- 4. Strings of four spaces in the binary signal are coded according to the following rules:
 - a. The first space of a string is coded as a space if the preceding mark of the HDB3 signal has a polarity opposite to the polarity of the preceding violation and is not a violation by itself; it is coded as a mark (not a violation, i.e., B+ or B-), if the preceding mark of the HDB3 signal has the same polarity as that of the preceding violation or is by itself a violation.

This rule ensures that successive violations are of alternate polarity so that no dc component is introduced.

- b. The second and third spaces of a string are always coded as spaces.
- c. The last space of a string of four is always coded as a mark, the polarity of which is such that it violates the rule of alternate mark inversion. Such violations are denoted V+ or V- according to their polarity.

GLOSSARY

Alternate Mark Inversion AMI Bit Count Integrity BCI Built-in Test Equipment BITE Conference of European Post and Telecommunications CEPT Administration Direct Current Digital Communications Corporation dc Digital Channel Efficiency Model DCC DCEM Defense Communications System DCS Digital European Backbone Digital Radio and Multiplex Acquisition DEB DRAMA Emitter Coupled Logic ECL Frequency Division Multiplex FDM First-in First-out FIFO High Density Binary 3 HDB3 Integrated Circuit IC Input Ready IR Kilobits Per Second kb/s Light Emitting Diode LED Line-of-Sight LOS Least Significant Bit LSB Megabit Mb Megabit Per Second Mb/s Mission Bit Stream MBS Mission Bit Stream A MBS A Mission Bit Stream B MBS B Megahertz MHz milliseconds ms North Atlantic Treaty Organization NATO Nonreturn to Zero NRZ Nanoseconds ns Programmable Read-Only Memory PROM

Rome Air Development Center RADC

Service Channel Bit Stream SCBS

Supreme Headquarters Allied Powers Europe SHAPE

TDM

Time Division Multiplex Transistor - Transistor Logic TTL

Voltage Controlled Crystal Oscillator VCXO

Microsecond μs